

HD74HC4543 ● BCD-to-Seven Segment Latch/Decoder/Driver

This circuit contains a 4-bit latch, BCD-to-7 segment decoder, and 7 output drivers. Data on the input pins flow through to the output when the Latch Disable (LE) is high and is latched on the high to low transition of the LE input. The Phase input (Ph) controls the polarity of the 7 segment outputs. When Ph is low the outputs are true 7 segment, and when Ph is high the outputs are inverted 7 segment. When the Phase input is driven by a liquid crystal display (LCD) backplane waveform the segment pins output the correct segment waveform for proper LCD AC drive voltages.

In addition a Blanking input (BI) is provided, which will blank the display.

FEATURES

- High Speed Operation: t_{pd} (A, B, C, D to a~g)=33ns typ. ($C_L=50pF$)
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: $V_{CC}=2\sim 6V$
- Low Input Current: $1\mu A$ max.
- Low Quiescent Supply Current: I_{CC} (static)= $4\mu A$ max. ($T_a=25^\circ C$)


FUNCTION TABLE

Inputs						Outputs							Display	
LD	BI	Ph*	D	C	B	A	a	b	c	d	e	f		g
×	H	L	×	×	×	×	L	L	L	L	L	L	L	Blank
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	H	L	L	H	3
H	L	L	L	H	L	L	L	H	H	L	L	H	H	4
H	L	L	L	H	L	H	H	L	H	H	L	H	H	5
H	L	L	L	H	H	L	H	L	H	H	H	H	H	6
H	L	L	L	H	H	H	H	H	H	L	L	L	L	7
H	L	L	H	L	L	L	H	H	H	H	H	H	H	8
H	L	L	H	L	L	H	H	H	H	H	L	H	H	9
H	L	L	H	L	H	L	L	L	L	L	L	L	L	Blank
H	L	L	H	L	H	H	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	H	L	L	L	L	L	L	L	Blank
H	L	L	H	H	H	L	L	L	L	L	L	L	L	Blank
L	L	L	×	×	×	×	**							*


* : For liquid crystal readouts, apply a square wave to Ph.
For common cathode LED readouts, select Ph = L. For common anode LED readouts, select Ph = H

** : Depends upon the BCD coder previously applied when LD = H


PIN ARRANGEMENT



(Top View)



LOGIC DIAGRAM



■ DC CHARACTERISTICS

Item	Symbol	V _{CC} (V)	Test Conditions	T _a =25°C			T _a =-40~+85°C		Unit		
				min	typ	max	min	max			
Input Voltage	V _{IH}	2.0		1.5	—	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—			
		6.0		4.2	—	—	4.2	—			
	V _{IL}	2.0		—	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8			
Output Voltage	V _{OH}	2.0	V _{in} =V _{IH} or V _{IL}	I _{OH} =-20μA		1.9	2.0	—	1.9	—	V
		4.5				4.4	4.5	—	4.4	—	
		6.0				5.9	6.0	—	5.9	—	
		4.5		I _{OH} =-4mA		4.18	—	—	4.13	—	
	6.0	I _{OH} =-5.2mA		5.68	—	—	5.63	—			
	V _{OL}	2.0	V _{in} =V _{IH} or V _{IL}	I _{OL} =20μA		—	0.0	0.1	—	0.1	V
		4.5				—	0.0	0.1	—	0.1	
		6.0				—	0.0	0.1	—	0.1	
		4.5		I _{OL} =4mA		—	—	0.26	—	0.33	
		6.0		I _{OL} =5.2mA		—	—	0.26	—	0.33	
Input Current		I _{in}		6.0	V _{in} =V _{CC} or GND	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I _{CC}	6.0	V _{in} =V _{CC} or GND, I _{out} =0μA	—	—	4.0	—	40	μA		

■ AC CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

Item	Symbol	V _{CC} (V)	Test Conditions	T _a =25°C			T _a =-40~+85°C		Unit
				min.	typ.	max.	min.	max.	
Propagation Delay Time	t _{PLH} t _{PHL}	2.0	A, B, C or D to a~g	—	—	400	—	500	ns
		4.5		—	33	80	—	100	
		6.0		—	—	68	—	86	
	t _{PLH} t _{PHL}	2.0	Blanking to a~g	—	—	300	—	380	ns
		4.5		—	22	60	—	76	
		6.0		—	—	52	—	66	
	t _{PLH} t _{PHL}	2.0	Phase to a~g	—	—	300	—	380	ns
		4.5		—	18	60	—	76	
		6.0		—	—	52	—	66	
	t _{PLH} t _{PHL}	2.0	Latch Disable to a~g	—	—	400	—	500	ns
		4.5		—	35	80	—	100	
		6.0		—	—	68	—	86	
Pulse Width	t _w	2.0		80	—	—	100	—	ns
		4.5		16	5	—	20	—	
		6.0		14	—	—	17	—	
Setup Time	t _{su}	2.0		100	—	—	125	—	ns
		4.5		20	2	—	25	—	
		6.0		17	—	—	21	—	
Hold Time	t _h	2.0		50	—	—	65	—	ns
		4.5		10	1	—	13	—	
		6.0		9	—	—	11	—	
Output Rise/Fall Time	t _{TLH} t _{THL}	2.0		—	—	75	—	95	ns
		4.5		—	5	15	—	19	
		6.0		—	—	13	—	16	
Input Capacitance	C _{in}	—		—	5	10	—	10	pF