

54F164 Shift Register

8-Bit Serial-In Parallel-Out Shift Register

Military Logic Products

Product Specification

FEATURES

- Gated serial data inputs
- Typical shift frequency of 90 MHz
- Asynchronous master reset
- Fully buffered Clock and Data inputs
- Fully synchronous data transfers

DESCRIPTION

The 54F164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs ($D_{sa} \cdot D_{sb}$); either input can be used as an

active High enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied High.

Data shifts one place to the right on each Low-to-High transition of the Clock (CP) input, and enters into Q_0 the logical AND of the two data inputs ($D_{sa} \cdot D_{sb}$) that existed one set-up time before the rising clock edge. A Low level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs Low.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE
Ceramic DIP	54F164/BCA
Ceramic Flat Pack	54F164/BDA
Ceramic LLCC	54F164/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D_{sa}, D_{sb}	Data inputs	1.0/1.0	20 μ A/0.6mA
CP	Clock pulse input (active rising edge)	1.0/1.0	20 μ A/0.6mA
MR	Master reset input (active Low)	1.0/1.0	20 μ A/0.6mA
$Q_0 - Q_7$	Outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 μ A in the High state and 0.6mA in the Low state.

PIN CONFIGURATION




LOGIC SYMBOL



Shift Register

54F164

LOGIC DIAGRAM



MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS				OUTPUTS		
	MR	CP	D _{aa}	D _{ab}	Q ₀	Q ₁ — Q ₆	Q ₇
Reset	L	X	X	X	L	L — L	L
Shift	H	↑	l	l	L	q ₀ — q ₆	q ₆
	H	↑	l	h	L	q ₀ — q ₆	q ₆
	H	↑	h	l	L	q ₀ — q ₆	q ₆
	H	↑	h	h	H	q ₀ — q ₆	q ₆

H = High voltage level
 h = High voltage level one set-up time prior to the Low-to-High Clock transition
 L = Low voltage level
 l = Low voltage level one set-up time prior to the Low-to-High Clock transition
 q = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the Low-to-High Clock transition
 X = Don't care
 ↑ = Low-to-High Clock transition

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage range	-0.5 to +7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +5.0	mA
V _O	Voltage applied to output in High output state range	-0.5 to V _{CC}	V
I _O	Current applied to output in Low output state	40	mA
T _{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _A	Operating free-air temperature range	-55		+125	°C

Shift Register

54F164

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OH} = Max	2.5			V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IH} = Min, V _{IL} = Max, I _{OL} = Max		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}		-0.73	-1.2	V
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max, V _I = 7.0V		5	100	μA
I _{IH1}	High-level input current	V _{CC} = Max, V _I = 2.7V		1	20	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.5V		-0.4	-0.6	mA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-60	-80	-150	mA
I _{CC}	Supply current (total)	V _{CC} = Max		33	50	mA

AC ELECTRICAL CHARACTERISTICS (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			Min	Typ	Max	Min	Max	
f _{MAX}	Maximum shift frequency	Waveform 1	80	90		80 ⁵		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q _n	Waveform 1	4.5 5.0	6.0 7.5	8.0 11.0	4.5 5.0	10 13	ns ns
t _{PHL}	Propagation delay MR to Q _n	Waveform 2	5.5	10.5	13	5.5	14	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Set-up time High or Low A or B to CP	Waveform 3	7.0 7.0			7.0 7.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low A or B to CP		1.0 1.0			1.0 1.0		ns ns
t _w (H) t _w (L)	CP pulse width, High or Low	Waveform 1	4.0 7.0			4.0 7.0		ns ns
t _w (L)	MR pulse width Low	Waveform 2	7.0			7.0		ns
t _{rec}	Recovery time MR to CP	Waveform 2	7.0			9.0		ns


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type per the functional table operating mode.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Measure I_{CC} with the serial inputs grounded, the clock input at 2.4V, and a momentary ground, then 4.5V applied to Master Reset, and all outputs open.
- Parameter guaranteed, but not tested.


Shift Register

54F164

APPLICATION DIAGRAM




AC WAVEFORMS



Shift Register

54F164


TEST CIRCUIT AND WAVEFORMS



Test Circuit for Totem-Pole Outputs

DEFINITIONS:

- R_L = Load Resistor; see AC Characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
- V_X = Unlocked pins must be held at: ≤0.8V; ≥2.7V or open per Function Table.



V_M = 1.5V

Input Pulse Definition

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
54F	1MHz	500ns	≤2.5ns	≤2.5ns