

OKI semiconductor

MSM514258A

262,144-WORD x 4-BIT DYNAMIC RAM

GENERAL DESCRIPTION


The MSM514258A is a new generation dynamic RAM organized as 262,144 words x 4 bits. The technology used to fabricate the MSM514258A is OKI's CMOS silicon gate process technology. The device operates at a single +5V power supply. Its I/O pins are TTL compatible.

FEATURES

- Silicon gate, triple polysilicon CMOS, 1-transistor memory cell
- Single +5V power supply, $\pm 10\%$ tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms
- Output impedance controllable through Early Write and OE operations
- 262,144-word by 4-bit organization
- Static column mode, read/write capability
- $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh, $\overline{\text{RAS}}$ -only refresh capability
- Built-in V_{BB} generator circuit


Family	Access Time (Max.)	Cycle Time (Min.)	Power Dissipation	
			Operating (Max.)	Standby (Max.)
MSM514258A-70	70ns	140ns	468mW	5.5mW
MSM514258A-80	80ns	160ns	413mW	
MSM514258A-10	100ns	190ns	358mW	

PIN CONFIGURATION (TOP VIEW)



4

FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Conditions	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	$T_a = 25^{\circ}\text{C}$	-1.0 to +7.0	V
Short circuit output current	I_{OS}	$T_a = 25^{\circ}\text{C}$	50	mA
Power dissipation	P_D	$T_a = 25^{\circ}\text{C}$	1	W
Operating temperature	T_{opr}	—	0 to +70	$^{\circ}\text{C}$
Storage temperature	T_{stg}	—	-55 to +150	$^{\circ}\text{C}$

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

($T_a = 0 \sim 70^{\circ}\text{C}$)

Parameter	Symbol	Conditions	Value			Unit	Operating Temperature
			Min.	Typ.	Max.		
Supply voltage	V_{CC}	—	4.5	5.0	5.5	V	0 $^{\circ}\text{C}$ to +70 $^{\circ}\text{C}$
	V_{SS}	—	0	0	0	V	
Input high voltage	V_{IH}	—	2.4	—	6.5	V	
Input low voltage	V_{IL}	—	-1.0	—	0.8	V	

DC CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

Parameter	Symbol	Conditions	MSM 514258A-70		MSM 514258A-80		MSM 514258A-10		Unit	Notes	
			Min.	Max.	Min.	Max.	Min.	Max.			
Output high voltage	V _{OH}	I _{OH} = -5.0mA	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	—	
Output low voltage	V _{OL}	I _{OL} = 4.2mA	0	0.4	0	0.4	0	0.4	V	—	
Input leakage current	I _{LI}	0V ≤ V _I ≤ 6.5V; all other pins not under test = 0V	-10	10	-10	10	-10	10	μA	—	
Output leakage current	I _{LO}	D _{OUT} disable 0V ≤ V _O ≤ 5.5V	-10	10	-10	10	-10	10	μA	—	
Average power supply current* (Operating)	I _{CC1}	RAS, CS cycling, t _{RC} = min	—	85	—	75	—	65	mA	—	
Power supply current* (Standby)	I _{CC2}	RAS = V _{IH}	TTL	—	2	—	2	—	2	mA	—
		CS = V _{IH}		—	1	—	1	—	1		
		D _{OUT} = Hz	MOS	—	1	—	1	—	1		
Average power supply current* (RAS-only refresh)	I _{CC3}	RAS cycling, CS = V _{IH} t _{RC} = min	—	85	—	75	—	65	mA	—	
Average power supply current* (CS before RAS refresh)	I _{CC6}	RAS cycling, CS before RAS	—	85	—	75	—	65	mA	—	
Average power supply current* (Static column mode)	I _{CC9}	RAS = V _{IL} , CS cycling t _{SC} = min	—	75	—	65	—	60	mA	—	

* I_{CC} depends on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

($T_a = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

Parameter	Symbol	Conditions	Value		Unit
			Min.	Max.	
Input capacitance (A_0 to A_8)	C_{IN1}	—	—	6	pF
Input capacitance ($\overline{RAS}$, $\overline{CS}$, $\overline{WE}$, $\overline{OE}$)	C_{IN2}	—	—	7	pF
Output capacitance ($DQ1$ to $DQ4$)	$C_{I/O}$	—	—	7	pF

AC CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_a = 0 to +70°C) Notes 1,2,3

Parameter	Symbol	MSM 514258A- 70		MSM 514258A- 80		MSM 514258A- 10		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Refresh period	t _{REF}	—	8	—	8	—	8	ms	—
Random read or write cycle time	t _{RC}	140	—	160	—	190	—	ns	—
Read or write cycle time	t _{RWC}	195	—	215	—	255	—	ns	—
Static column mode cycle time	t _{SC}	45	—	50	—	55	—	ns	—
Static column mode read/write cycle time	t _{SRWC}	100	—	110	—	135	—	ns	—
Access time from RAS	t _{RAC}	—	70	—	80	—	100	ns	4,5,6
Access time from CS	t _{CAC}	—	20	—	20	—	25	ns	4,5
Access time from column address	t _{AA}	—	35	—	40	—	50	ns	4,6,7
Access time from last write	t _{ALW}	—	65	—	75	—	95	ns	4,7
Output low impedance time from CS	t _{CLZ}	0	—	0	—	0	—	ns	4
Data output time reference to column address	t _{AOH}	5	—	5	—	5	—	ns	—
Data output enable time reference to WE	t _{OW}	—	30	—	30	—	30	ns	—
Output buffer turn-off delay	t _{OFF}	0	20	0	20	0	20	ns	—
Transition time	t _T	3	50	3	50	3	50	ns	3
RAS precharge time	t _{RP}	60	—	70	—	80	—	ns	—
RAS pulse width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	—
RAS pulse width (Static column mode)	t _{RASC}	70	100,000	80	100,000	100	100,000	ns	—
RAS hold time	t _{RSH}	20	—	20	—	25	—	ns	—
CS precharge time (Static column mode)	t _{CP}	10	—	10	—	10	—	ns	—
CS pulse width	t _{CS}	20	10,000	20	10,000	25	10,000	ns	—
CS pulse width (Static column mode)	t _{CSC}	20	100,000	20	100,000	25	100,000	ns	—
CS hold time	t _{CSH}	70	—	80	—	100	—	ns	—
RAS to CS delay time	t _{RCD}	20	50	22	60	25	75	ns	5
RAS to column address delay time	t _{RAD}	15	35	17	40	20	50	ns	6
CS to RAS precharge time	t _{CRP}	10	—	10	—	10	—	ns	—
Row address set-up time	t _{ASR}	0	—	0	—	0	—	ns	—
Row address hold time	t _{RAH}	10	—	12	—	15	—	ns	—
Column address set-up time	t _{ASC}	0	—	0	—	0	—	ns	—
Column address hold time	t _{CAH}	15	—	15	—	20	—	ns	—

AC CHARACTERISTICS (CONT.)

Parameter	Symbol	MSM 512458A- 70		MSM 512458A- 80		MSM 512458A- 10		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Column address to RAS lead time	t _{RAL}	35	—	40	—	50	—	ns	—
Column address hold time reference to RAS (WRITE CYCLE)	t _{AWR}	55	—	60	—	75	—	ns	—
Column address hold time reference to RAS	t _{AR}	85	—	95	—	115	—	ns	—
Column address hold time reference to RAS precharge	t _{AH}	10	—	10	—	10	—	ns	—
Column address hold time reference to WE	t _{AHLW}	65	—	75	—	95	—	ns	—
Last write to column address delay	t _{LWAD}	20	30	20	35	25	45	ns	7
Read command set-up time	t _{RCS}	0	—	0	—	0	—	ns	—
Read command hold time	t _{RCH}	0	—	0	—	0	—	ns	9
Write command hold time from RAS	t _{WCR}	55	—	60	—	75	—	ns	—
Write command set-up time	t _{WCS}	0	—	0	—	0	—	ns	8
Write command pulse width	t _{WP}	15	—	15	—	20	—	ns	—
Write invalid time	t _{WI}	10	—	10	—	10	—	ns	—
Write command hold time (D _{OUT} disable)	t _{WCH}	15	—	15	—	20	—	ns	8
Data-in hold time from RAS	t _{DHR}	55	—	60	—	75	—	ns	—
Write command to RAS lead time	t _{RWL}	20	—	20	—	25	—	ns	—
Write command to CS lead time	t _{CWL}	20	—	20	—	25	—	ns	—


AC CHARACTERISTICS (CONT.)

Parameter	Symbol	MSM 512458A- 70		MSM 512458A- 80		MSM 512458A- 10		Unit	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Data-in set-up time	t_{DS}	0	—	0	—	0	—	ns	—
Data-in hold time	t_{DH}	15	—	15	—	20	—	ns	—
$\overline{CS}$ to $\overline{WE}$ delay time	t_{CWD}	50	—	50	—	60	—	ns	8
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	100	—	110	—	135	—	ns	8
Column address to $\overline{WE}$ delay time	t_{AWD}	65	—	70	—	85	—	ns	8
$\overline{RAS}$ to second $\overline{WE}$ delay time	t_{RSWD}	80	—	95	—	115	—	ns	—
Read command hold time reference to $\overline{RAS}$	t_{RRH}	0	—	10	—	10	—	ns	9
$\overline{RAS}$ to $\overline{CS}$ set-up time ($\overline{CS}$ before $\overline{RAS}$)	t_{CSR}	10	—	10	—	10	—	ns	—
$\overline{RAS}$ to $\overline{CS}$ hold time ($\overline{CS}$ before $\overline{RAS}$)	t_{CHR}	30	—	30	—	30	—	ns	—
$\overline{CS}$ active delay time from $\overline{RAS}$ precharge	t_{RPC}	10	—	10	—	10	—	ns	—
$\overline{CS}$ precharge time (Refresh counter test)	t_{CPT}	40	—	40	—	50	—	ns	—
$\overline{CS}$ precharge time	t_{CPN}	10	—	10	—	15	—	ns	—
$\overline{RAS}$ hold time reference to $\overline{OE}$	t_{ROH}	20	—	20	—	20	—	ns	—
Access time from $\overline{OE}$	t_{OEA}	—	20	—	20	—	25	ns	—
$\overline{OE}$ delay time	t_{OED}	20	—	20	—	25	—	ns	—
$\overline{OE}$ to data output buffer turn-off delay	t_{OEZ}	0	20	0	20	0	25	ns	—
$\overline{OE}$ command hold time	t_{OEH}	20	—	20	—	25	—	ns	—


- Notes: 1. An initial pause of 100 μ s is required after power-up followed by a minimum of any 8 RAS cycles (example: RAS-only Refresh) before proper device operation is achieved.
2. The AC measurements assume the transition time (t_t) = 5 ns.
3. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring the timing of the input signals. Transition times are measured between V_{IH} and V_{IL} .
4. Measured using an equivalent load circuit of 2 TTL loads and 100pF.
5. Operating within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. The spec. t_{RCD} (max.) is for reference only. If t_{RCD} is greater than the specified t_{RCD} (max.) limit, the access time is controlled exclusively by t_{CAC} .
6. Operating within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. The spec. t_{RAD} (max.) is for reference only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled exclusively by t_{AA} .
7. Operating within the t_{LWAD} (max.) limit insures that t_{ALW} (max.) can be met. The spec. t_{LWAD} (max.) is for reference only. If t_{LWAD} is greater than the specified t_{LWAD} (max.) limit, the access time is controlled exclusively by t_{AA} .
8. The specs t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet for reference only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ and $t_{WH} \geq t_{WH}$ the cycle is an Early Write cycle and data out remains in a high impedance state throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{RWD} \geq t_{RWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$ the cycle is a Read-Write cycle and the data out contains data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of data out is indeterminate at access time.
9. Either the t_{RRH} or the t_{RCH} spec. must be satisfied for a proper read cycle.

4


READ CYCLE



WRITE CYCLE (EARLY WRITE)



WRITE CYCLE ($\overline{OE}$ CONTROL WRITE)




The diagram illustrates the timing relationships for a DRAM device. The signals and their timing parameters are as follows:


- RAS**: Row Address Strobe. Timing parameters include t_{RAS} (pulse width), t_{RCD} (setup time before data), t_{RSH} (hold time after data), t_{CRP} (setup time before CS), and t_{RP} (hold time after CS).
- CS**: Chip Select. Timing parameters include t_{CS} (pulse width), t_{CRP} (setup time before RAS), t_{RCD} (setup time before data), t_{RAD} (hold time after data), and t_{CAH} (hold time after data).
- A₀-A₈**: Address bus. Timing parameters include t_{ASR} (setup time before RAS), t_{RAH} (hold time after RAS), t_{CAH} (hold time after CS), t_{CWD} (setup time before WE), t_{CWL} (hold time after WE), t_{RP} (hold time after CS), t_{AWD} (setup time before OE), and t_{OE} (hold time after OE).
- WE**: Write Enable. Timing parameters include t_{WE} (pulse width), t_{CWL} (hold time after WE), t_{RP} (hold time after CS), t_{AWD} (setup time before OE), and t_{OE} (hold time after OE).
- OE**: Output Enable. Timing parameters include t_{OE} (pulse width), t_{OEA} (hold time after OE), t_{OED} (hold time after data), t_{OEZ} (hold time after data), t_{DS} (hold time after data), t_{DH} (hold time after data), t_{RAC} (setup time before RAS), t_{CAC} (hold time after RAS), t_{CLZ} (hold time after data), and t_{AA} (hold time after data).
- DQ1-DQ4**: Data bus. Timing parameters include t_{VDO} (Valid Data-out), t_{VDI} (Valid Data-in), and t_{DC} (Data-in to Data-out delay).

Legend: Don't Care


STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE READ/WRITE CYCLE




STATIC COLUMN MODE READ/WRITE MIXED CYCLE





RAS-ONLY REFRESH CYCLE



$\overline{\text{CS}}$ BEFORE $\overline{\text{RAS}}$ AUTO-REFRESH CYCLE





CS BEFORE RAS REFRESH COUNTER TEST

