MM54240 Asynchronous Receiver/Transmitter Remote Controller

General Description

The MM54240 is a monolithic MOS integrated circuit utilizing N-channel low-threshold, enhancement mode and ionimplanted depletion mode devices. The circuit is designed for processor-type remote control applications. The data transmission consists of a pulse width modulated serial data stream of 18 bits. This stream consists of 7 address bits, 1 command bit, 8 data bits, 1 parity bit and 1 dummy bit in that order.

The MM54240 can be operated in two modes; namely "master" and "slave". The master interfaces to a processor bus, and is capable of polling and controlling 128 slave circuits. The slave circuits are interfaced to remote data sources and/or data destinations.

Applications


The MM54240 finds application in transmitting data to and receiving data from remote A-D/D-A, remote microproces-

sor units, remote digital transducer or remote data peripheral devices.

Features

- Supply voltage range—4.75V to 11.5V single supply
- Low quiescent current—5.0 mA maximum
- On-chip oscillator based on inexpensive R-C
- Pulse width modulation techniques minimize error and maximize frequency tolerance
- Mode input for either master or slave operations
- Chip select (CS) input in the master mode
- Selectable output port options in the slave mode
- Transmit/receive control output (CS) in the slave mode

Functional Block Diagram



© 1995 National Semiconductor Corporation

TL/F/10819

1

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings

(exceeding these ratings could result in permanent damage to the device)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage on Any Pin

with Respect to V_{SS}

-0.5V to +12.0V

Operating Temperature

-40°C to +85°C

Electrical Characteristics T_A within operating range, $V_{SS} = 0V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V_{DD}	Supply Voltage		4.75		11.5	V
IDD	Supply Current, Quiescent	$V_{DD} = 4.75V \text{ to } 11.5V$			5.0	mA
	Input Voltage					
VIL	Logic "0"	$V_{DD} = 4.75V \text{ to } 11.5V$	0		0.8	V
VIH	Logic "1"	$V_{DD} = 4.75V \text{ to } 5.25V$	2.4		VDD	V
VIH	Logic "1"	$V_{DD} = 5.25V \text{ to } 11.5V$	V _{DD} - 2.85		V _{DD}	V
	Output Current (D0-D7)					
loL	V _{OL} = 0.4V	$V_{DD} = 4.75V \text{ to } 11.5V$	2.0			mA
Юн	V _{OH} = 2.4V	$V_{DD} = 4.75V \text{ to } 5.25V$	200			μΑ
ЮН	$V_{OH} = 0.5 V_{DD}$	$V_{DD} = 5.25V \text{ to } 11.5V$	200			μΑ
ЮН	$V_{OH} = 0.6 V_{DD}$ (Weak V_{OH})	$V_{DD} = 4.75V \text{ to } 11.5V$	0.5		30	μΑ
los	Short Circuit Output Current	$V_{DD} = 4.75V \text{ to } 5.25V$		5		mA
	Output (CS Slave)					
lol	V _{OL} = 0.5V	$V_{DD} = 4.75V \text{ to } 11.5V$	0.4			mA
	Frequency RC Input					
F	For a Fixed (RC) ₁ (Note 1)	$V_{DD} = 4.75V \text{ to } 7.0V$	200	400	600	kHz
F	For a Fixed (RC) ₂ (Note 1)	$V_{DD} = 7.0V \text{ to } 11.5V$	200	400	600	kHz
	Output Current (Serial)					
IOL	V _{OL} = 0.4V	$V_{DD} = 4.75V \text{ to } 11.5V$	2.0			mA
LEAK	Open-Drain Leakage	$V_{DD} = 4.75V \text{ to } 11.5V$	1		10	μΑ
-	Internal Input Pull-Up Resistors, CS, Mode					
I _{IL}	V _{IN} = V _{SS}	$V_{DD} = 4.75V \text{ to } 11.5V$	15		100	μΑ

Storage Temperature


Lead Temperature (Soldering, 10 seconds)

-65°C to +150°C

300°C

Note 1: (RC)₁ or (RC)₂: suggested R 1 k Ω -10 k Ω , suggested C 50 pFd-500 pFd.

Typical Application



2

Circuit Description

The MM54240 consists of four major logic blocks: Sequential Control, Shift Register, PWM Encoder and PWM Decoder

Data Ports (D0-D7): The data ports are bidirectional and have three output levels (high, low and weak pull-up). The weak pull-up mode is only available when the MM54240 is a slave device. For the master circuit, the outputs are configured with standard high and low states coincident with properly enabled \overline{CS} and \overline{R} . This permits direct interface or buffered interface with the standard bus structure of a processor system. The first three data ports (D0, D1, D2) also serve as status pins coincident with enabled \overline{CS} and \overline{S} . For the slave circuit, specialized input and output options are available by selecting the C1 and C2 inputs. The data port can still be read even if it is configured as an output port.

Address Ports (A0-A6): The address ports are for the input of address information into the MM54240. For the master circuit, the input must be valid during the $\overline{\mathbb{H}}$ and $\overline{\mathbb{W}}$ command strobes. For the slave circuit, a unique hard-wired code must be on the address ports. This code is the address of the slave circuit for addressing purposes. No internal pull-ups are provided.

Mode: This input is low for slave and high (or open) for master selections. An internal pull-up resistor is provided.

Chip Select ($\overline{\text{CS}}$): This pin has an internal pull-up resistor to V_{DD} . In the master mode, $\overline{\text{CS}}$ is an input and has to be pulled low before the $\overline{\text{R}}$, $\overline{\text{W}}$, or $\overline{\text{S}}$ strobes can be acknowledged. When $\overline{\text{CS}}$ is a logic high, the data port pins are high impedance. In the slave mode, $\overline{\text{CS}}$ is an output. It is a logic "0" when the circuit is expecting to receive a transmission. $\overline{\text{CS}}$ is intended only for controlling a transceiver buffer device. During the receive mode, $\overline{\text{CS}}$ will produce a high-going pulse when the dummy bit is received, but prior to the internal address compare. Thus, all slaves (addressed or not

addressed) will produce this pulse when receiving a transmission. The slave that is addressed will keep $\overline{\text{CS}}$ high until it completes the transmission to the master.

Read/Control 1 ($\overline{R}/C1$): In the master mode, while \overline{CS} is active low, this input can be used to initiate either of the following three operations depending upon the present status of the circuit.

- 1. To initiate a read command
- 2. To enable output ports if transmission received is valid
- To terminate read command if transmission received is incorrect (if master is in state 4 awaiting data from slave, a dummy read will set master to initialize)

In the slave mode, this input, together with $\overline{W}/\text{C2},$ selects the specialized output port configuration.

Write/Control 2 (W/C2): In the master mode, while \overline{CS} is active low, this input can be used to initiate a write command. In the slave mode, this input, together with $\overline{R}/C1$, selects the specialized output port configuration.


Status (\$\overline{S}\$): In the master mode, while \$\overline{CS}\$ is active low, this input enables circuit status information to be output at the first three data ports. The other five data ports will be at logic "0". In the slave mode, this input sets all the output (D0-D7) latches to the logic "1" state. In the slave mode, status cannot be interrogated.

OSC: This input is for connection to a resistor-capacitor circuit for the on-chip oscillator. Frequency tolerance is specified for two voltage ranges. In a master-slave system, if no one circuit has a frequency more than a factor of 2 different from any other circuit, then, valid transmission is guaranteed. Nominal setting is 400 kHz.

Serial: Input and output pin for serial transmission. Output has open-drain configuration.


Data Format

1. Serially transmitted data



TL/F/10819-3

2. Pulse width modulation coding




TL/F/10819--4

A bit is equivalent to 96 clocks of the R-C oscillator frequency i.e.; when R-C frequency = 400 kHz, 1 bit = 240 μ s, 1 word = 4.32 ms.

^{*} The other data ports will output logic "0".

Circuit Description (Continued)

Slave Circuit Logic Flow Diagram




TL/F/10819-5

Specialized Output Options for Slave Circuits

C1	C2	Description	
1	1	All 8 Pins are High Impedance Input Ports	
0	1	All 8 Pins are Standard Low Impedance Output Ports	
0	0	D1-D4 are Standard Low impedance Output Ports	
		D5-D8 are High Impedance Input Ports	
1	0	Logic "0" Outputs are Low Impedance Output Ports	
		Logic "1" Outputs are Weak Pull-Ups to V _{DD}	

In this option, the slave data ports can be connected in a wired-OR configuration with open-collector or open-drain outputs on the peripheral.

Master Circuit Logic Flow Diagram




TL/F/10819-6

Master Configuration State Chart

Stat	Status Register		Description		
D2	D1	DO	Description		
0	0	0	Not Used		
0	0	1	In Process of Transmitting to Slave during Write Slave Mode		
0	1	0	Valid Data Received from Slave		
0	1	1	Not Used		
1	0	0	Awaiting Data from Siave during Read Slave Mode		
1	0	1	In Process of Transmitting to Slave during Read Slave Mode		
1	1	0	Invalid Data Received from Slave*		
1	1	1	Initialization/Idle Condition		

^{*} This state is entered if address or parity do not match.





TL/F/10819-7

Symbol	Parameter		Max	Units
tos	Data and Address Set-Up Time	_	2	tosc
t _{DH}	Data and Address Hold Time	5	l — 1	tosc
tpv	Serial Port Valid	-	5	tosc
tpF	Serial Port Float		1733	tosc
tov	Output Data Valid		1.0	μs
tor	Output Data Float	0		ns
t ₁	Overlap Requirement	none		_
t ₂	Delay Between Master-Slave Transmission	0.2	1.4	ms
t ₃	CS • Function	3		tosc
t _{PD}	Rise and Fall Time		100	ns

Oscillator Calculations

Conditions:


 $V = 5V \pm 5\%$

 $F \approx 400 \, \text{kHz}$


$$F = \frac{K}{RC}$$

where $0.8 \le K \le 1.4$

Master Write Operation




TL/F/10819-B




Typical Applications

Microprocessor Interface to Master




TL/F/10819-10


Microprocessor Interface to Master



TL/F/10819-11

Note: The INS8255 is specified by the microprocessor to operate in mode 0. Port A is configured as input or output. Ports B and C are configured as output only. Load ports A and B prior to loading port C.





NS Package Number N24C

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 85
Email: cnjiyage-fetvm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
Engish Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Cean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tsi: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconducto Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications