

**DESCRIPTION**

The NN511663/1666 series is a high performance CMOS Dynamic Random Access Memory organized as 65,536 words by 16 bits. The NN511663/1666 series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN511663/1666 series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by  $\overline{\text{CAS}}$  which, in essence, acts as an output enable independent of  $\overline{\text{RAS}}$  with very fast  $\overline{\text{CAS}}$  to output access time.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 256 address combinations of A0 to A7 during a 4 ms period.

Multiplexed address inputs permit NN511663/1666 series to be packaged in a standard 40-pin plastic SOJ and 44-pin plastic TSOP TYPE II. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ±10% tolerance and direct interface with high performance TTL logic families.

**FEATURES**


- 65,536 × 16 bit Organization
- Single 5V ±10% Power Supply
- Performance Ranges

Parameter	-40	-45	-50	-60	-70
Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ )	40ns	45ns	50ns	60ns	70ns
Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ )	12ns	15ns	15ns	15ns	20ns
Max. Column Address Access Time ( $t_{\text{AA}}$ )	20ns	25ns	25ns	30ns	35ns
Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )	70ns	80ns	90ns	110ns	130ns


- Fast Page Mode Operation
- Separate  $\overline{\text{CAS}}$  ( $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$ ) for Byte Selection
- Byte Read/Write Mode Operation
- Low Power Operation
  - Low Standby Current (CMOS level input)
    - Standard 1mA
    - L version 50µA
- 256 Refresh Cycles
  - Standard distributed across 4ms
  - L version distributed across 32ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
  - $\overline{\text{RAS}}$  only
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$
  - Hidden Refresh
- High Reliability Package
  - Plastic 40pin SOJ (P40SJ-2B)
  - Plastic 44 pin TSOP (TYPE II) (P44/40TP-3B)

9005650 0001433 8T1

**PIN CONFIGURATION (TOP VIEW)**  
**(NN511663)**



40-pin SOJ (400mil)  
P40SJ-2B




44/40-pin TSOP TYPE (II)  
(400mil)  
P44/40TP-3B


**PIN NAMES**

A0-A7	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe Lower Byte Control
$\overline{\text{OE}}$	Output Enable
IO1-IO16	Data-in / Data-out
$\overline{\text{WE}}$	Write Enable
V <sub>CC</sub>	+5V Supply
V <sub>SS</sub>	Ground
NC	No Connection

**PIN CONFIGURATION (TOP VIEW)  
 (NN511666)**



40-pin SOJ (400mil)  
 P40SJ-2B




44/40-pin TSOP TYPE (II)  
 (400mil)  
 P44/40TP-3B

**PIN NAMES**

A0-A7	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe Upper Byte Control
LCAS	Column Address Strobe Lower Byte Control
OE	Output Enable
I/O1-I/O16	Data-in / Data-out
WE	Write Enable
V <sub>CC</sub>	+5V Supply
V <sub>SS</sub>	Ground
NC	No Connection

**FUNCTIONAL BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to $V_{SS}$	$V_{in}, V_{out}$	-1 to 7	V
Voltage on $V_{CC}$ Relative to $V_{SS}$	$V_{CC}$	-1 to 7	V
Storage Temperature (Plastic)	$T_{stg}$	-55 to +125	°C
Power Dissipation	$P_d$	1.0	W
Ambient Operating Temperature	$T_a$	0 to +70	°C
Short Circuit Output Current	$I_{out}$	50	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

**DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$V_{SS}$	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage, All Inputs	2.4	—	6.5	V
$V_{IL}$	Input Low Voltage, All Inputs	-1.0	—	0.8	V

Note: All voltage values in this data sheet are with respect to  $V_{SS}$  unless otherwise specified.

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%)**

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I <sub>CC1</sub>	Operating Current	-40		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS, Address cycling	1, 2
		-45		160	mA		
		-50		140	mA		
		-60		120	mA		
		-70		100	mA		
I <sub>CC2</sub>	Standby Current			1.0	mA	RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)	
				2.0	mA	RAS = CAS ≥ V <sub>IH</sub>	
I <sub>CC2</sub>	Standby Current (L version)			50	μA	RAS = CAS ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC3</sub>	Refresh Current (RAS only refresh)	-40		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS cycling, CAS = V <sub>IH</sub>	1
		-45		160	mA		
		-50		140	mA		
		-60		120	mA		
		-70		100	mA		
I <sub>CC4</sub>	Fast Page Mode Current	-40		110	mA	t <sub>PC</sub> = t <sub>PC</sub> (min.) RAS = V <sub>IL</sub> CAS, Address cycling	1, 2
		-45		100	mA		
		-50		90	mA		
		-60		80	mA		
		-70		70	mA		
I <sub>CC5</sub>	Refresh Current (CAS before RAS refresh)	-40		165	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS cycling	1
		-45		145	mA		
		-50		125	mA		
		-60		105	mA		
		-70		85	mA		
I <sub>CC6</sub>	Refresh Current (L version : CAS before RAS refresh)			150	μA	256 cycles / 32ms t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC7</sub>	Self Refresh Mode Current (L version)			100	μA	RAS = CAS ≤ (V <sub>SS</sub> + 0.2V) All other input high levels are (V <sub>CC</sub> - 0.2V) or input low levels are (V <sub>SS</sub> + 0.2V)	
I <sub>L1</sub>	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V <sub>IH</sub> ≤ 5.5V, Others = 0V	
I <sub>L0</sub>	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V <sub>IH</sub> (min.), CAS ≥ V <sub>IH</sub> (min.) 0V ≤ V <sub>OUT</sub> ≤ 5.5V	
V <sub>OH</sub>	Output High Voltage		2.4		V	I <sub>OH</sub> = -5.0 mA	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2 mA	

- Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.  
 2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%, f = 1MHz)**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>IN1</sub>	Address(A0 ~ A7)	—	5	pF
C <sub>IN2</sub>	RAS, UCAS, LCAS, WE, OE	—	5	pF
C <sub>OUT</sub>	I/O1 ~ I/O16	—	7	pF

**A.C. OPERATING CONDITIONS**

Test conditions :  $V_{IH}/V_{IL} = 2.4/0.8V$   $V_{OH}/V_{OL} = 2.0/0.8V$  output loading  $C_L = 50pF + 1TTL$   
 Operating conditions : (  $0^\circ C \leq T_a \leq 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$  ) (NOTES 3, 4, 5)


NO.	NOTES		PARAMETER	-40		-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	$t_{CL1QV}$	$t_{CAC}$	Access Time from CAS	—	12	—	15	—	15	—	15	—	20	ns	6,13
2	$t_{CH2QV}$	$t_{CFA}$	Access Time from CAS Precharge	—	28	—	30	—	30	—	35	—	40	ns	13,14
3	$t_{AVQV}$	$t_{AA}$	Access Time from Column Address	—	20	—	25	—	25	—	30	—	35	ns	7,13
4	$t_{RL1QV}$	$t_{RAC}$	Access Time from RAS	—	40	—	45	—	50	—	60	—	70	ns	6,7
5	$t_{RL1CH1}$	$t_{CSH}$	CAS Hold Time	40	—	45	—	50	—	60	—	70	—	ns	
6	$t_{RL1CH1}$	$t_{CHR}$	CAS Hold Time (CAS before RAS Refresh)	8	—	8	—	8	—	10	—	10	—	ns	
7	$t_{RL1CH1}$	$t_{CHS}$	CAS Hold Time (Self Refresh Mode)	-50	—	-50	—	-50	—	-50	—	-50	—	ns	
8	$t_{CH2CL2}$	$t_{CPN}$	CAS Precharge Time (CAS before RAS Refresh)	10	—	10	—	10	—	10	—	10	—	ns	
9	$t_{CH2CL2}$	$t_{CP}$	CAS Precharge Time (Fast Page Mode)	5	—	5	—	5	—	5	—	5	—	ns	14
10	$t_{CL1CH1}$	$t_{CAS}$	CAS Pulse Width	12	100K	13	100K	13	100K	15	100K	20	100K	ns	
11	$t_{CL1RL2}$	$t_{CSR}$	CAS Setup Time (CAS before RAS Refresh)	5	—	5	—	5	—	5	—	5	—	ns	
12	$t_{CL1QX}$	$t_{CLZ}$	CAS to Output in Low-Z	0	—	0	—	0	—	0	—	0	—	ns	8
13	$t_{CH2RL2}$	$t_{CRP}$	CAS to RAS Precharge Time	5	—	5	—	5	—	5	—	5	—	ns	
14	$t_{CL1WL2}$	$t_{CWD}$	CAS to WE Delay Time	40	—	45	—	45	—	45	—	50	—	ns	11
15	$t_{CL1AX}$	$t_{CAH}$	Column Address Hold Time	5	—	8	—	8	—	10	—	15	—	ns	
16	$t_{RL1AX}$	$t_{AR}$	Column Address Hold Time Referenced to RAS	30	—	30	—	35	—	40	—	40	—	ns	
17	$t_{AVCL2}$	$t_{ASC}$	Column Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns	14
18	$t_{AVRH1}$	$t_{RAL}$	Column Address to RAS Lead Time	20	—	22	—	27	—	30	—	35	—	ns	
19	$t_{AVWL2}$	$t_{AWD}$	Column Address to WE Delay Time	47	—	52	—	57	—	60	—	65	—	ns	11
20	$t_{CL1DX}$ $t_{WL1DX}$	$t_{DH}$	Data Hold Time	5	—	8	—	10	—	10	—	15	—	ns	12
21	$t_{DVCL2}$ $t_{DVWL2}$	$t_{DS}$	Data Setup Time	0	—	0	—	0	—	0	—	0	—	ns	12
22	$t_{OL1QV}$	$t_{OEA}$	OE Access Time	—	12	—	13	—	15	—	15	—	20	ns	
23	$t_{WL1OL2}$	$t_{OEH}$	OE Command Hold Time	8	—	8	—	15	—	15	—	20	—	ns	
24	$t_{CH2QV}$	$t_{OED}$	OE to Data Delay Time	6	—	7	—	10	—	10	—	10	—	ns	
25	$t_{CH2QZ}$	$t_{OFF}$	Output Buffer Turn-off Delay Time	0	10	0	13	0	13	0	15	0	20	ns	10
26	$t_{OH2QX}$	$t_{OEZ}$	Output Buffer Turn-off Delay Time Referenced to OE	0	8	0	10	0	10	0	15	0	15	ns	
27	$t_{CL1RH1}$	$t_{RSH}$	RAS Hold Time	12	—	13	—	15	—	15	—	20	—	ns	
28	$t_{OL1RH1}$	$t_{ROH}$	RAS Hold Time Referenced to OE	8	—	8	—	10	—	10	—	10	—	ns	
29	$t_{RH2RL2}$	$t_{RP}$	RAS Precharge Time	25	—	25	—	25	—	30	—	40	—	ns	
30	$t_{RH2RL2}$	$t_{RPS}$	RAS Precharge Time (Self Refresh Mode)	70	—	80	—	90	—	110	—	130	—	ns	
31	$t_{RL1RH1}$	$t_{RAS}$	RAS Pulse Width	40	100K	45	100K	50	100K	60	100K	70	100K	ns	
32	$t_{RL1RH1}$	$t_{RASP}$	RAS Pulse Width (Fast Page Mode)	40	100K	45	100K	50	100K	60	100K	70	100K	ns	
33	$t_{RL1RH1}$	$t_{RASS}$	RAS Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	300	—	300	—	µs	
34	$t_{RL1CL1}$	$t_{RCD}$	RAS to CAS Delay Time	12	28	13	30	13	35	13	45	13	50	ns	6
35	$t_{RH2CL2}$	$t_{RPC}$	RAS to CAS Precharge Time	10	—	10	—	10	—	10	—	10	—	ns	

NO.	NOTES		PARAMETER	-40		-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
36	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	10	19	11	20	11	23	11	30	11	35	ns	7
37	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	RAS to WE Delay Time	58	—	75	—	80	—	90	—	100	—	ns	11
38	t <sub>CH2WL2</sub>	t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—	0	—	0	—	ns	9
39	t <sub>RH2WL2</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	10	—	ns	9
40	t <sub>WH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—	0	—	0	—	ns	
41	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Random Read or Write Cycle Time	70	—	80	—	90	—	110	—	130	—	ns	
42	t <sub>CL2CL2</sub>	t <sub>PC</sub>	Read or Write Cycle Time (Fast Page Mode)	23	—	30	—	33	—	40	—	45	—	ns	13,14
43	t <sub>RL2RL2</sub>	t <sub>RMW</sub>	Read-Modify-Write Cycle Time	115	—	120	—	125	—	135	—	185	—	ns	
44	t <sub>CL2CL2</sub>	t <sub>PRMW</sub>	Read-Modify-Write Cycle Time (Fast Page Mode)	55	—	57	—	57	—	66	—	100	—	ns	13,14
45	t <sub>REF</sub>	t <sub>REF</sub>	Refresh Period	—	4	—	4	—	4	—	4	—	4	ms	15
46	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	7	—	8	—	8	—	8	—	8	—	ns	
47	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns	
48	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	2	50	2	50	2	50	2	50	2	50	ns	4,5
49	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	5	—	8	—	8	—	10	—	15	—	ns	
50	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Command Pulse Width	5	—	8	—	8	—	10	—	15	—	ns	
51	t <sub>WL1CL2</sub>	t <sub>WCS</sub>	Write Command Setup Time	0	—	0	—	0	—	0	—	0	—	ns	11
52	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to CAS Lead Time	12	—	13	—	13	—	15	—	20	—	ns	
53	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	12	—	13	—	13	—	15	—	20	—	ns	


**Notes:**

- Eight Initialization Cycles are required following a 200µs pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles, CAS before RAS refresh Cycles.
- AC measurements assume t<sub>r</sub>=3ns.
- V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
- Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
- Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- t<sub>OFF</sub>(max.) defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub>(min.), the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub>(min.), t<sub>CWD</sub> ≥ t<sub>CWD</sub>(min.) and t<sub>AWD</sub> ≥ t<sub>AWD</sub>(min.), the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in read-modify-write cycles.
- Access time is determined by the longer of t<sub>AA</sub>, t<sub>CAC</sub>, or t<sub>CPA</sub>.
- t<sub>ASC</sub> ≥ t<sub>CP</sub> to achieve t<sub>PC</sub>(min.) and t<sub>CPA</sub>(max.) values.
- t<sub>REF</sub>=32msec for Long Refresh version (L version).


**WORD READ CYCLE**




BYTE READ CYCLE




**WORD WRITE CYCLE (EARLY WRITE)**




BYTE WRITE CYCLE (EARLY WRITE)




**WORD WRITE CYCLE (OE-CONTROLLED WRITE)**




BYTE WRITE CYCLE (OE-CONTROLLED WRITE)




**WORD READ-MODIFY-WRITE CYCLE**



BYTE READ-MODIFY-WRITE CYCLE




**FAST PAGE MODE WORD READ CYCLE**








FAST PAGE MODE EARLY BYTE WRITE CYCLE






FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE



9005650 0001453 69T


**RAS ONLY REFRESH CYCLE**



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low


**CAS BEFORE RAS REFRESH CYCLE**




Note:  $\overline{WE}$ ,  $\overline{OE}$ , A0-A7 = Don't care.

 : High or Low

HIDDEN REFRESH CYCLE (WORD READ)




**HIDDEN REFRESH CYCLE (BYTE READ)**




9005650 0001456 3T9

HIDDEN REFRESH CYCLE (EARLY WORD WRITE)




**HIDDEN REFRESH CYCLE (EARLY BYTE WRITE)**



9005650 0001458 171

SELF REFRESH MODE



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low

■ The NN511663 / 1666 L version has a Self Refresh Mode.

a. Entering the Self Refresh Mode:

The NN511663L / 1666L Self Refresh Mode is entered by using  $\overline{CAS}$  before  $\overline{RAS}$  cycle and holding  $\overline{RAS}$  and  $\overline{CAS}$  signal "low" longer than 300 $\mu$ s.

b. Continuing the Self Refresh Mode:


The Self Refresh Mode is continued by holding  $\overline{RAS}$  "low" after entering the Self Refresh Mode. It does not depend on  $\overline{CAS}$  being "high" or "low" after entering the Self Refresh Mode to continue the Self Refresh Mode.

c. Exiting the Self Refresh Mode:

The NN511663L / 1666L exits the Self Refresh Mode when the  $\overline{RAS}$  signal is brought "high".

**ORDERING INFORMATION**

**NN511663XX(X) - XX**



**NN511666XX(X) - XX**

