

# Am25LS181 • Am54LS/74LS181

## Four-Bit Arithmetic Logic Unit/Function Generator

### DISTINCTIVE CHARACTERISTICS

- Performs 16 arithmetic operations including add, subtract, double and compare
- Full look-ahead capability for high speed arithmetic operation on long words
- Am25LS devices offer the following improvements over Am54/74LS
  - Higher speed
  - 50mV lower  $V_{OL}$
  - Twice the fan-out over military range
  - 440 $\mu$ A source current
- 100% product assurance screening to MIL-STD-883 requirements

### FUNCTIONAL DESCRIPTION

The Am25LS181 is a 4-bit, high-speed parallel Arithmetic Logic Unit (ALU)/Digital Function Generator. When the mode control (M) is LOW the 16 arithmetic operations are performed under the control of the four select inputs. When the mode control is HIGH the sixteen logic operations are performed on an individual bit basis between the two 4-bit parallel words under the control of the four select inputs.


An internal full look-ahead carry scheme is used for high-speed arithmetic operations and provision is made for further look-ahead by including both carry propagate (P) and carry generate (G) outputs.

An open collector output A = B is used to signal the equivalence of the two parallel words. The open collector feature allows for the equivalence function to be expanded as a wired-AND connection for larger word lengths.

In many systems, the carry output  $C_{n+4}$  is connected to the next higher  $C_n$  to provide ripple block arithmetic. The ALU can be used with either active HIGH or active LOW inputs and can be ripple expanded or full look-ahead expanded in either mode. The connection pattern is identical for either logic representation.


The Am54LS/74LS181 is a standard performance version of the Am25LS181. See appropriate electrical characteristic tables for detailed Am25LS improvements.

### CONNECTION DIAGRAM Top View





Note: Pin 1 is marked for orientation.

### LOGIC DIAGRAM



### LOGIC SYMBOLS



$V_{CC}$  = Pin 24  
GND = Pin 12

## Am25LS181

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L  $T_A = 0^\circ\text{C to } +70^\circ\text{C}$   $V_{CC} = 5.0\text{V} \pm 5\%$  (MIN. = 4.75V MAX. = 5.25V)

MIL  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$   $V_{CC} = 5.0\text{V} \pm 10\%$  (MIN. = 4.50V MAX. = 5.50V)

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description	Test Conditions (Note 1)	Typ. (Note 2)		Units		
			Min.	Max.			
$V_{OH}$	Output HIGH Voltage (Except A = B Output)	$V_{CC} = \text{MIN.}, I_{OH} = -440\mu\text{A}$ $V_{IN} = V_{IH}$ or $V_{IL}$	MIL	2.5	3.4	Volts	
			COM'L	2.7	3.4		
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 4\text{mA}$		0.4	Volts	
			$I_{OL} = 8\text{mA}$		0.45		
			G, $I_{OL} = 16\text{mA}$		0.55		
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0		Volts		
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	MIL		0.7	Volts	
			COM'L		0.8		
$V_I$	Input Clamp Voltage	$V_{CC} = \text{MIN.}, I_{IN} = -18\text{mA}$			-1.5	Volts	
$I_{OH}$	Output HIGH Current for A = B Output	$V_{CC} = \text{MIN.}, V_{OH} = 5.5\text{V}$ $V_{IN} = V_{IH}$ or $V_{IL}$			100	$\mu\text{A}$	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{MAX.}, V_{IN} = 0.4\text{V}$	M		-0.36	mA	
			$\bar{A}_i$ or $\bar{B}_i$		-1.08		
			$S_i$		-1.44		
			$C_n$		-2.0		
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 2.7\text{V}$	M		20	$\mu\text{A}$	
			$\bar{A}_i$ or $\bar{B}_i$		60		
			$S_i$		80		
			$C_n$		100		
$I_I$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 5.5\text{V}$	M		0.1	mA	
			$\bar{A}_i$ or $\bar{B}_i$		0.3		
			$S_i$		0.4		
			$C_n$		0.5		
$I_{SC}$	Output Short Circuit Current (Note 3) (Except A = B Output)	$V_{CC} = \text{MAX.}$	-15		-85	mA	
$I_{CC}$	Power Supply Current (Note 4)	$V_{CC} = \text{MAX.}$	A	MIL	20	32	mA
				COM'L	20	34	
			B	MIL	21	35	
				COM'L	21	37	

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $25^\circ\text{C}$  ambient and maximum loading.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 4.  $I_{CC}$  is measured under two conditions – typ. and max. apply to both.  
 A.  $S_i$ , M,  $A_i$  at 4.5V; all other inputs grounded; outputs open.  
 B.  $S_i$ , M at 4.5V; all other inputs grounded; outputs open.

## Am25LS • Am54LS/74LS

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12) Continuous	-0.5V to +7V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to + $V_{CC}$ max.
DC Input Voltage	-0.5V to +5.5V
DC Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5.0mA

# Am25LS/54LS/74LS181

## Am54LS/74LS181

### ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L	$T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = 5.0\text{V} \pm 5\%$	(MIN. = 4.75V	MAX. = 5.25V)
MIL	$T_A = -55^\circ\text{C to } +125^\circ\text{C}$	$V_{CC} = 5.0\text{V} \pm 10\%$	(MIN. = 4.50V	MAX. = 5.50V)

### DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description	Test Conditions (Note 1)	Typ. (Note 2)		Max.	Units			
			Min.	Max.					
$V_{OH}$	Output HIGH Voltage (Except A = B Output)	$V_{CC} = \text{MIN.}, I_{OH} = -400\mu\text{A}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	MIL	2.5	3.4		Volts		
			COM'L	2.7	3.4				
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	All outputs, $I_{OL} = 4\text{mA}$		0.25	0.4	Volts		
			Am74LS only All outputs, $I_{OL} = 8\text{mA}$		0.35	0.5			
			$\bar{G}$ , $I_{OL} = 16\text{mA}$		0.47	0.7			
			$\bar{P}$ , $I_{OL} = 8\text{mA}$		0.35	0.6			
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0			Volts			
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	MIL			0.7	Volts		
			COM'L			0.8			
$V_I$	Input Clamp Voltage	$V_{CC} = \text{MIN.}, I_{IN} = -18\text{mA}$			-1.5	Volts			
$I_{OH}$	Output HIGH Current for A = B Output	$V_{CC} = \text{MIN.}, V_{OH} = 5.5\text{V}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			100	$\mu\text{A}$			
$I_{IL}$	Input LOW Current	$V_{CC} = \text{MAX.}, V_{IN} = 0.4\text{V}$	M			-0.36	mA		
			$\bar{A}_i \text{ or } \bar{B}_i$			-1.08			
			$S_i$			-1.44			
			$C_n$			-2.0			
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 2.7\text{V}$	M			20	$\mu\text{A}$		
			$\bar{A}_i \text{ or } \bar{B}_i$			60			
			$S_i$			80			
			$C_n$			100			
$I_I$	Input HIGH Current	$V_{CC} = \text{MAX.}, V_{IN} = 5.5\text{V}$	M			0.1	mA		
			$\bar{A}_i \text{ or } \bar{B}_i$			0.3			
			$S_i$			0.4			
			$C_n$			0.5			
$I_{SC}$	Output Short Circuit Current (Note 3) (Except A = B Output)	$V_{CC} = \text{MAX.}$	-15		-100	mA			
$I_{CC}$	Power Supply Current (Note 4)	$V_{CC} = \text{MAX.}$	A	MIL		20	32	mA	
				COM'L			20		34
			B	MIL			21		35
				COM'L			21		37

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $25^\circ\text{C}$  ambient and maximum loading.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 4.  $I_{CC}$  is measured under two conditions – typ. and max. apply to both.  
 A.  $S_i$ , M,  $A_i$  at 4.5V; all other inputs grounded; outputs open.  
 B.  $S_i$ , M at 4.5V; all other inputs grounded; outputs open.

**Am25LS181 • Am54LS/74LS181**  
**SWITCHING CHARACTERISTICS**
(T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V)(C<sub>L</sub> = 15pF, R<sub>L</sub> = 2.0kΩ)

Parameter	From (Input)	To (Output)	Am25LS181			Am54LS/74LS181			Units	Test Conditions
			Min.	Typ.	Max.	Min.	Typ.	Max.		
t <sub>PLH</sub>	C <sub>n</sub>	C <sub>n+4</sub>			25		18	27	ns	
t <sub>PHL</sub>					14		13	20		
t <sub>PLH</sub>	C <sub>n</sub>	$\overline{F}_i$			19		17	26	ns	M = 0V (SUM or DIFF mode)
t <sub>PHL</sub>					18		13	20		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{G}$			25		19	29	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 4.5V, S <sub>1</sub> = S <sub>2</sub> = 0V (SUM mode)
t <sub>PHL</sub>					23		15	23		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{G}$			25		21	32	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 0V, S <sub>1</sub> = S <sub>2</sub> = 4.5V (DIFF mode)
t <sub>PHL</sub>					25		17	26		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{P}$			26		20	30	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 4.5V, S <sub>1</sub> = S <sub>2</sub> = 0V (SUM mode)
t <sub>PHL</sub>					26		20	30		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{P}$			26		20	30	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 0V, S <sub>1</sub> = S <sub>2</sub> = 4.5V (DIFF mode)
t <sub>PHL</sub>					26		22	33		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{F}_i$ (j ≥ i)			28		21	32	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 4.5V, S <sub>1</sub> = S <sub>2</sub> = 0V (SUM mode)
t <sub>PHL</sub>					19		13	20		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{F}_i$ (j ≥ i)			30		21	32	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 0V, S <sub>1</sub> = S <sub>2</sub> = 4.5V (DIFF mode)
t <sub>PHL</sub>					19		15	23		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{F}_i$			31		22	33	ns	M = 4.5V (LOGIC mode)
t <sub>PHL</sub>					25		19	29		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	C <sub>n+4</sub>			33		25	38	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 4.5V, S <sub>1</sub> = S <sub>2</sub> = 0V (SUM mode)
t <sub>PHL</sub>					31		25	38		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	C <sub>n+4</sub>			35		27	41	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 0V, S <sub>1</sub> = S <sub>2</sub> = 4.5V (DIFF mode)
t <sub>PHL</sub>					35		27	41		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	A = B			50		33	50	ns	M = 0V, S <sub>0</sub> = S <sub>3</sub> = 0V, S <sub>1</sub> = S <sub>2</sub> = 4.5V (DIFF mode)
t <sub>PHL</sub>					45		41	62		
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{F}_{i+1}$			36				ns	S <sub>1</sub> = S <sub>2</sub> = M = 0V S <sub>0</sub> = S <sub>3</sub> = 4.5V (SUM mode)
t <sub>PHL</sub>					53					
t <sub>PLH</sub>	$\overline{A}_i$ or $\overline{B}_i$	$\overline{F}_{i+1}$			36				ns	S <sub>0</sub> = S <sub>3</sub> = M = 0V S <sub>1</sub> = S <sub>2</sub> = 4.5V (DIFF mode)
t <sub>PHL</sub>					53					

## OPERATION TABLE

SELECTION	ACTIVE-HIGH DATA						ACTIVE-LOW DATA					
	M = H Logic Functions	M = L; Arithmetic Operations				M = H Logic Functions	M = L; Arithmetic Operations					
		C <sub>n</sub> = H (No Carry)		C <sub>n</sub> = L (With Carry)			C <sub>n</sub> = L (No Carry)		C <sub>n</sub> = H (With Carry)			
S <sub>3</sub> S <sub>2</sub> S <sub>1</sub> S <sub>0</sub>												
L L L L	F = $\overline{A}$	F = $\overline{A}$	F = A Plus 1		F = $\overline{A}$	F = A Minus 1		F = A				
L L L H	F = $\overline{A} + \overline{B}$	F = A + B	F = (A + B) Plus 1		F = $\overline{A}\overline{B}$	F = AB Minus 1		F = AB				
L L H L	F = $\overline{A}B$	F = A + $\overline{B}$	F = (A + $\overline{B}$ ) Plus 1		F = $\overline{A} + B$	F = $\overline{A}\overline{B}$ Minus 1		F = $\overline{A}\overline{B}$				
L L H H	F = 0	F = Minus 1 (2's Compl.)	F = Zero		F = 1	F = Minus 1 (2's Compl.)		F = Zero				
L H L L	F = $\overline{A}\overline{B}$	F = A Plus $\overline{A}\overline{B}$	F = A Plus $\overline{A}\overline{B}$ Plus 1		F = A + $\overline{B}$	F = A Plus (A + $\overline{B}$ )		F = A Plus (A + $\overline{B}$ ) Plus 1				
L H L H	F = $\overline{B}$	F = (A + B) Plus $\overline{A}\overline{B}$	F = (A + B) Plus $\overline{A}\overline{B}$ Plus 1		F = $\overline{B}$	F = AB Plus (A + $\overline{B}$ )		F = AB Plus (A + $\overline{B}$ ) Plus 1				
L H H L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B		F = $\overline{A} \oplus \overline{B}$	F = A Minus B Minus 1		F = A Minus B				
L H H H	F = $\overline{A}\overline{B}$	F = $\overline{A}\overline{B}$ Minus 1	F = $\overline{A}\overline{B}$		F = A + $\overline{B}$	F = A + $\overline{B}$		F = (A + $\overline{B}$ ) Plus 1				
H L L L	F = $\overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1		F = $\overline{A}\overline{B}$	F = A Plus (A + B)		F = A Plus (A + B) Plus 1				
H L L H	F = $\overline{A} \oplus \overline{B}$	F = A Plus B	F = A Plus B Plus 1		F = A ⊕ B	F = A Plus B		F = A Plus B Plus 1				
H L H L	F = B	F = (A + $\overline{B}$ ) Plus AB	F = (A + $\overline{B}$ ) Plus AB Plus 1		F = B	F = $\overline{A}\overline{B}$ Plus (A + B)		F = $\overline{A}\overline{B}$ Plus (A + B) Plus 1				
H L H H	F = AB	F = AB Minus 1	F = AB		F = A + B	F = A + B		F = (A + B) Plus 1				
H H L L	F = 1	F = A Plus A*	F = A Plus A Plus 1		F = 0	F = A Plus A*		F = A Plus A Plus 1				
H H L H	F = A + $\overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1		F = $\overline{A}\overline{B}$	F = AB Plus A		F = AB Plus A Plus 1				
H H H L	F = A + B	F = (A + $\overline{B}$ ) Plus A	F = (A + $\overline{B}$ ) Plus A Plus 1		F = AB	F = $\overline{A}\overline{B}$ Plus A		F = $\overline{A}\overline{B}$ Plus A Plus 1				
H H H H	F = A	F = A Minus 1	F = A		F = A	F = A		F = A Plus 1				

\* Each bit is shifted to the next more significant position.

Am25LS ONLY  
 SWITCHING CHARACTERISTICS  
 OVER OPERATING RANGE\*  
 ( $C_L = 50\text{pF}$ ,  $R_L = 2.0\text{k}\Omega$ )

Parameters	From (Input)	To (Output)	Am25LS COM'L		Am25LS MIL		Units	Test Conditions
			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$			
			$V_{CC} = 5.0\text{V} \pm 5\%$		$V_{CC} = 5.0\text{V} \pm 10\%$			
	Min.	Max.	Min.	Max.				
$t_{PLH}$	$C_n$	$C_{n+4}$		37		42	ns	
$t_{PHL}$				22		26		
$t_{PLH}$	$C_n$	$\bar{F}_i$		29		33	ns	M = 0V (SUM or DIFF mode)
$t_{PHL}$				28		32		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{G}$		37		42	ns	M = 0V, $S_0 = S_3 = 4.5\text{V}$ , $S_1 = S_2 = 0\text{V}$ (SUM mode)
$t_{PHL}$				34		39		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{G}$		37		42	ns	M = 0V, $S_0 = S_3 = 0\text{V}$ , $S_1 = S_2 = 0\text{V}$ (DIFF mode)
$t_{PHL}$				37		42		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{P}$		38		44	ns	M = 0V, $S_0 = S_3 = 4.5\text{V}$ , $S_1 = S_2 = 0\text{V}$ (SUM mode)
$t_{PHL}$				38		44		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{P}$		38		44	ns	M = 0V, $S_0 = S_3 = 4.5\text{V}$ , $S_1 = S_2 = 4.5\text{V}$ (DIFF mode)
$t_{PHL}$				38		44		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$ ( $j \geq i$ )		41		47	ns	M = 0V, $S_0 = S_3 = 4.5\text{V}$ , $S_1 = S_2 = 0\text{V}$ (SUM mode)
$t_{PHL}$				29		33		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$ ( $j \geq i$ )		43		50	ns	M = 0V, $S_0 = S_3 = 0\text{V}$ , $S_1 = S_2 = 4.5\text{V}$ (DIFF mode)
$t_{PHL}$				29		33		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_i$		44		51	ns	M = 4.5V (LOGIC mode)
$t_{PHL}$				37		42		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$C_{n+4}$		47		54	ns	M = 0V, $S_0 = S_3 = 4.5\text{V}$ , $S_1 = S_2 = 0\text{V}$ (SUM mode)
$t_{PHL}$				44		51		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$C_{n+4}$		50		57	ns	M = 0V, $S_0 = S_3 = 0\text{V}$ , $S_1 = S_2 = 4.5\text{V}$ (DIFF mode)
$t_{PHL}$				50		57		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	A = B		69		80	ns	M = 0V, $S_0 = S_3 = 0\text{V}$ , $S_1 = S_2 = 4.5\text{V}$ (DIFF mode)
$t_{PHL}$				62		72		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_{i+1}$		51		59	ns	$S_1 = S_2 = M = 0\text{V}$ , $S_0 = S_3 = 4.5\text{V}$ (SUM mode)
$t_{PHL}$				69		80		
$t_{PLH}$	$\bar{A}_i$ or $\bar{B}_i$	$\bar{F}_{i+1}$		51		59	ns	$S_0 = S_3 = M = 0\text{V}$ , $S_1 = S_2 = 4.5\text{V}$ (DIFF mode)
$t_{PHL}$				69		80		

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

## DEFINITION OF FUNCTIONAL TERMS

$\bar{A}_0, \bar{A}_1, \bar{A}_2, \bar{A}_3$  The A data inputs.

$\bar{B}_0, \bar{B}_1, \bar{B}_2, \bar{B}_3$  The B data inputs.

$S_0, S_1, S_2, S_3$  The control inputs used to determine the arithmetic or logic function performed.

$\bar{F}_0, \bar{F}_1, \bar{F}_2, \bar{F}_3$  The data outputs of the ALU.

**M** The mode control inputs used to select either the arithmetic or logic operations.

$C_n$  The carry-in input of the ALU.

$C_{n+4}$  The carry-look-ahead output of the four-bit input field.


$\bar{G}$  The carry-generate output for use in multi-level look-ahead schemes.

$\bar{P}$  The carry-propagate output for use in multi-level look-ahead schemes.

**A = B** The open collector comparator output that can be used to determine equivalence. This output is HIGH whenever the four F outputs are HIGH.

## USER NOTES

1. Throughout this data sheet, the active LOW input and output terminology has been used. For the active HIGH definition, the nomenclature shown under the active HIGH logic symbol should be substituted.
2. Arithmetic operations are performed on a word basis.
3. Logic operations are performed on a bit basis.
4. Arithmetic in 1's complement notation requires an end around carry.
5. Subtraction in 2's complement notation requires a carry in ( $C_n = \text{HIGH}$ ) for the active LOW case and ( $\bar{C}_n = \text{LOW}$ ) for the active HIGH case.
6. The **A = B** output only indicates that the four  $\bar{F}$  outputs are all HIGH.

LOW POWER SCHOTTKY INPUT/OUTPUT  
CURRENT INTERFACE CONDITIONS

Note: Actual current flow direction shown.

**DIFF MODE TEST TABLE**

FUNCTION INPUTS:  $S_1 = S_2 = 4.5V$ ,  $S_0 = S_3 = M = 0V$

Parameter	Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test	Output Waveform
		Apply 4.5V	Apply 0V	Apply 4.5V	Apply 0V		
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$\bar{F}_i$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{G}$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$A = B$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$	Remaining $\bar{B}$ , $C_n$	$A = B$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$C_{n+4}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$C_n$	None	None	All $\bar{A}$ and $\bar{B}$	None	Any $\bar{F}$ or $C_{n+4}$	In-Phase

**SUM MODE TEST TABLE**

FUNCTION INPUTS:  $S_0 = S_3 = 4.5V$ ,  $S_1 = S_2 = M = 0V$


Parameter	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test	Output Waveform
		Apply 4.5V	Apply 0V	Apply 4.5V	Apply 0V		
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	$C_n$	$\bar{F}_i$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	Remaining $\bar{A}$ and $\bar{B}$	$C_n$	$\bar{F}_i$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{P}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$\bar{G}$	In-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	None	$\bar{B}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	None	$\bar{A}_i$	Remaining $\bar{B}$	Remaining $\bar{A}$ , $C_n$	$C_{n+4}$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$C_n$	None	None	All $\bar{A}$	All $\bar{B}$	Any $\bar{F}$ or $C_{n+4}$	In-Phase

**LOGIC MODE TEST TABLE**

FUNCTION INPUTS:  $S_1 = S_2 = M = 4.5V$ ,  $S_0 = S_3 = 0V$

Parameter	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test	Output Waveform
		Apply 4.5V	Apply 0V	Apply 4.5V	Apply 0V		
$t_{PLH}$ $t_{PHL}$	$\bar{A}_i$	$\bar{B}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase
$t_{PLH}$ $t_{PHL}$	$\bar{B}_i$	$\bar{A}_i$	None	None	Remaining $\bar{A}$ and $\bar{B}$ , $C_n$	$\bar{F}_i$	Out-of-Phase

## APPLICATIONS



12-BIT ADDER/SUBTRACTOR (2's COMPLEMENT)

## FUNCTION TABLE


A = Active HIGH B = Active LOW

S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	Arithmetic (M = L, C <sub>n</sub> = H)	Logic (M = H)
L	L	L	L	A	$\bar{A}$
H	L	L	L	$A + \bar{B}$	$\bar{A}B$
L	H	L	L	$A + B$	$\bar{A}\bar{B}$
H	H	L	L	minus 1 (2's comp.)	Logic '0'
L	L	H	L	A plus AB	AB
H	L	H	L	AB plus $[A + \bar{B}]$	$\bar{B}$
L	H	H	L	A plus B	$\bar{A} \oplus \bar{B}$
H	H	H	L	AB minus 1	AB
L	L	L	H	A plus $\bar{A}\bar{B}$	$\bar{A} + \bar{B}$
H	L	L	H	A minus B minus 1	$A \oplus B$
L	H	L	H	$\bar{A}\bar{B}$ plus $[A + B]$	$\bar{B}$
H	H	L	H	$\bar{A}\bar{B}$ minus 1	$\bar{A}\bar{B}$
L	L	H	H	A plus A (2 x A)	Logic '1'
H	L	H	H	A plus $[A + \bar{B}]$	$A + B$
L	H	H	H	A plus $[A + B]$	$A + \bar{B}$
H	H	H	H	A minus 1	A


L = Low Voltage Level

H = High Voltage Level

If one input is defined active-HIGH and the second input is defined active-LOW, the sixteen arithmetic and logic functions of the ALU are reordered as shown in the function table.



## Metallization and Pad Layout



DIE SIZE: 0.078" x 0.092"