

ATT1700A Series Serial ROM

Features

- 32K, 64K, and 128K x 1 Serial ROMs for configuration of ATT3000 and ORCA Series FPGAs
- Pinout and functional replacement of Xilinx XC1700 series
- Simple 4-wire interface
- Cascadable to support large FPGAs, multiple configurations, and multiple FPGAs
- 8-pin, plastic DIP; 8-pin SOIC; and 20-pin PLCC packages
- Programming support from leading programmer manufacturers
- Programmable polarity on RESET/OE pin
- Full static operation
- Standby current—100 μA typical
- Operating current—10 mA maximum
- 10 MHz maximum clock rate
- Electrostatic discharge protection > 4000 V
- Temperature ranges: Commercial: 0 °C to 70 °C Industrial: -40 °C to +85 °C

Description

The ATT1700A Series Serial ROM family provides easy-to-use, cost-effective, nonvolatile memory for configuring ATT3000 and *ORCA* Series FPGAs. The ATT1700A Series consists of one-time programmable (OTP) devices. The ATT1700A devices are available in 8-pin plastic DIP, 8-pin SOIC, and 20-pin PLCC packages.

The ATT1700A Series is a pinout and functional replacement for the ATT1700 and *Xilinx XC1700* families and can be programmed by most commercially available programmers. FPGA development tools, such as *ORCA* Foundry, generate configuration files in *Intel*, *Motorola*, and *Tektronix* formats for use in programmers.

The ATT1700A Series is most often used when the ATT3000 Series and *ORCA* Series FPGAs are configured in the master serial mode. The primary advantage of this configuration mode is that it provides a simple, four-wire interface between the FPGA and configuration memory (as in Figure 1, where CEO does not connect to the FPGA).




Figure 1. Block Diagram

Pin Information

Table 1. Pin Descriptions

Symbol	Symbol Pin Numbers			umbers	1/0	Function
Symbol	8-Pin	20-Pin	1/0	Function		
DATA	1	2	0	DATA output from the serial ROM to FPGA synchronous with the CLOCK input. DATA is 3-stated when either CE or OE is inactive.		
CLOCK	2	4	1	CLOCK is an input used to increment the address pointer which strobes data out of the DATA pin.		
RESET/OE	3	6	ı	RESET/OUTPUT ENABLE is a dual-function pin used to reset and enable the ATT1700A Series device. An active level on both CE and OE inputs enables data out of the DATA pin. An active level on RESET resets the address pointer. When the serial ROM is programmed, the polarity of RESET/OE is set either with RESET active-high and OE active-low or with RESET active-low and OE active-high.		
CE	4	8	ŀ	CHIP ENABLE is an input used to select the device. An active level on both CE and OE enables data out of the device. A high on CE disable the address pointer and forces the serial ROM into a low-power mode.		
Vss	5	10	Ī	Ground.		
CEO	6	14	0	CHIP ENABLE OUT is asserted low on the clock cycle following the last bit read from the device. CEO remains low as long as CE and OE are both active.		
VPP	7	17	ı	VPP is an input used by programmers when programming the serial ROM. The programming operations, voltages, and timing are defined later in this data sheet. For read operations, VPP must be tied directly to VDD.		
VDD	8	20		Power supply.		

FPGA Configuration

The functionality of the AT&T FPGAs is determined by the contents of the FPGA's configuration memory. The configuration memory is loaded either automatically at powerup or with a configuration command by pulsing the PRGM pin low. The FPGAs can be programmed in a variety of modes, and the mode used is determined by the inputs into the FPGA's M[2:0] pins. The configuration modes allow the FPGA to act as a master or a slave and also allow configuration data to be transmitted either serially or in parallel. The ATT1700A Series is targeted for use when the FPGA is configured serially, primarily in the master serial mode. Table 2 provides the configuration memory requirements for AT&T FPGAs.

FPGA Master Serial Mode

The master serial mode provides a simple interface between the FPGA and the serial ROM. Four interface lines, DATA, CLOCK, CE, and RESET/OE, are required to configure the FPGA. Upon powerup or a configure command, the FPGA configures in the master serial mode when the FPGA's M[2:0] pins are low. The configuration data is transmitted serially into the FPGA's DIN pin from the serial ROM's DATA pin. To synchronize to the data, the FPGA's CCLK output is routed into the serial ROM's CLOCK input.

Since the clock and data lines of the FPGA are directly connected, the primary interface issues are controlling the serial ROM's $\overline{\text{CE}}$ and RESET/OE pins. It is necessary to avoid contention on the FPGA CCLK and DIN pins after configuration. If user-programmable, dual-function pins such as DIN are used only for the configuration process, they should be configured so that they do not float and are not in contention with other signals.

FPGA Configuration (continued)

For example, DIN can be programmed as an output during normal operation. An alternate method is to program DIN as an input, with an internal pull-up resistor enabled

If DIN is used for another function after configuration, the designer must avoid contention. The low during configuration LDC pin can be used to control the serial ROM's CE and OE inputs to disable the serial ROM's DATA pin, one clock cycle before the FPGA's DONE signal is active. If the LDC pin is used, it must be configured to output a constant logic "1" after configuration.

Table 2. Configuration Requirements

AT&T FPGA	Memory Requirements
ATT3020	14,819
ATT3030	22,216
ATT3042	30,824
ATT3064	46,104
ATT3090	64,200
ATT1C03	57,144
ATT1C05	76,376
ATT1C07	98,296
ATT1C09	122,904
ATT2C04	65,424
ATT2C06	91,024
ATT2C08	115,600
ATT2C10	148,944
ATT2C12	179,856
ATT2C15	220,944
ATT2C26	307,024
ATT2C40	474,176

The FPGA-serial ROM interface used depends upon the system configuration and configuration requirements. The following are some typical system configurations:

- Configuring an FPGA at powerup
- Configuring an FPGA in response to a configure command
- One serial ROM configures an FPGA with multiple configuration programs
- Cascaded serial ROMs configure daisy-chained FPGAs

In addition to the clock and data lines, the FPGA pins used in configuration/start-up are RESET, DONE, PRGM, LDC, HDC, and INIT. Normally, only a small sub-

set of these pins is used to control the serial ROM's \overline{CE} and RESET/OE pins. In some applications, the RESET/OE signal is generated by the system host, not the FPGA. For example, the host may generate a system reset, allowing the FPGA and the serial ROM to be synchronously reset.

ATT3000 Series/ORCA Series Differences

While both the ATT3000 and *ORCA* Series have RESET, LDC, HDC, INIT, DIN, CCLK, and DOUT pins, there are some configuration differences in the FPGAs. The ATT3000 Series DONE/PROG pin is a shared open-drain I/O while the *ORCA* Series has discrete DONE and PRGM pins. When the system generates a configure command to the ATT3000, the DONE/PROG pin is held low throughout the configuration cycle. For the *ORCA* Series, the PRGM pin is pulsed low and returned high to initiate configuration. A second difference is the internal pull-ups on the mode select pins. For the ATT3000 Series, only M2 has an internal pull-up during configuration, but for the *ORCA* Series, M[3:0] have pull-ups.

Configuring the FPGA at Powerup

The ATT1700A series can configure FPGAs at powerup. There is level-sensitive power-on-reset circuitry included in the device which resets the address pointer during powerup. The ATT3000 and ORCA FPGAs enable the serial ROM using either the DONE or LDC pins, with a low level on these signals at powerup connected to the CE and RESET/OE pins on the serial ROM. With this interface, when these FPGA signals go high at the end of configuration, the serial ROM is disabled.




Figure 2. ORCA Master Serial Configuration

2-297

FPGA Configuration (continued)

Configuring the ORCA Series FPGA with a Configure Command

The FPGA needs to enable the serial ROM's RESET/OE and $\overline{\text{CE}}$ inputs. The polarity of the RESET/OE input is programmable in the ATT1700A series. In the method shown in Figure 2, the system generates an active-low configure pulse to the FPGA's $\overline{\text{PRGM}}$ pin. In this case, the RESET/OE pin of the serial ROM is programmed so that RESET is active-high and OE is active-low.

The FPGA's DONE pin is then routed to the serial ROM's $\overline{\text{CE}}$ and RESET/OE pins. At the end of configuration, DONE returns high, disabling, and resetting the serial ROM. Alternatively, the $\overline{\text{LDC}}$ pin can be used instead of the DONE pin to enable the serial ROM.

Configuring the ATT3000 Series FPGA with a Configure Command

In the method illustrated in Figure 3, the system generates an active-low configure pulse on the FPGA's DONE/PROG pin. The system then releases the opendrain DONE/PROG pin, allowing the FPGA to control it and drive it low during configuration. DONE/PROG is generally connected to both the CE and RESET/OE pins of the serial ROM, which has been programmed so that RESET is active-high and OE is active-low. At the end of configuration, the DONE/PROG pin returns high, disabling, and resetting the serial ROM. The LDC pin may be used instead of the DONE/PROG pin to enable the serial ROM, as shown.




Figure 3. ATT3000 Master Serial Configuration

FPGA Configuration (continued)

Programming the FPGA with the Address Pointer Unchanged Upon Completion

In the two interfaces discussed above, the serial ROM is reset at the completion of configuration. This is typically the case when one or more serial ROMs is used to configure one or more FPGAs with one configuration program. In applications in which a serial ROM is used to configure an FPGA with multiple configuration programs, the address pointer should not be reset. This allows the next configuration program to be loaded at the next internal ROM address.

When multiple FPGA configurations are stored in a serial ROM, the OE pin of the serial ROM should be tied low. Upon powerup, the internal address pointer is reset and configuration begins with the first set of configuration data stored in memory. Since the OE pin is held low, the address pointer is left unchanged after configuration is complete. To reprogram the FPGA with another program, the DONE/PROG or PRGM pin is pulled low, and configuration begins at the last value of the address pointer.

Cascading Serial ROMs

Figure 2 and Figure 3 also illustrate the cascading of serial ROMs. This is done to provide additional memory for large FPGAs and/or for configuring multiple FPGAs in a daisy chain. The serial ROMs are cascaded with the next ROM's CE input connected to the CEO output of the previous serial ROM. All of the cascaded serial ROM's DATA lines are routed to the FPGA's DIN input, and the FPGA's CCLK output is routed in parallel to all of the serial ROMs' CLOCK inputs.

After the last bit from the first serial ROM is read, the first serial ROM asserts CEO low and disables its DATA output. The next serial ROM recognizes the low on its CE input and enables its DATA output. The inactive CE into all serial ROMs causes the inactive DATA pins to be 3-stated after configuration is finished.

The ATT3000 DONE/PROG signal and the ORCA DONE signal are open-drain outputs with optional internal pull-ups and can be used to control the output enable of multiple serial ROMs. Extremely large, cascaded serial memories may require additional logic if the DONE/PROG or DONE signals are too slow to activate many serial ROMs.

Standby Mode

The ATT1700A Series enters a low-power standby mode when $\overline{\text{CE}}$ is high. In standby mode, the serial ROM consumes less than 100 μA of current. The DATA pin remains in the high-impedance state regardless of the state of the RESET/OE input.

RESET/OE Polarity

The ATT1700A Series allows the user to select the polarity of the dual-function RESET/OE pin. The PROM programmer software is used to program the desired polarity. The method used to select a polarity depends on the prom programmer user interface.

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Supply Voltage Relative to GND	VDD	-0.6	6.6	V
Programming Voltage Relative to GND	VPP	-0.6	14.0	V
Input Voltage with Respect to GND	VIN	-0.6	VDD + 0.6	V
Voltage Applied to 3-state Output	VTS	-0.6	VDD + 0.6	V
Ambient Storage Temperature	Tstg	-65	150	°C
Maximum Soldering Temperature	TSOL		300	°C
Maximum Junction Temperature	TJ		125	°C

Electrical Characteristics

Table 3. dc Electrical Characteristics

Commercial: $0 \, ^{\circ}\text{C} \le \text{TA} \le 70 \, ^{\circ}\text{C}$, VDD = 5.0 V ± 5%; Industrial: $-40 \, ^{\circ}\text{C} \le \text{TA} \le +85 \, ^{\circ}\text{C}$, VDD = 5.0 V ± 10%.

Parameter	Symbol	Conditions	Min	Max	Unit
High-level Input Voltage	ViH		2.0	VDD	V
Low-level Input Voltage	VIL	-	-0.3	0.8	V
High-level Output Voltage	Voн	VDD = 3.0 V, IOH = -4.0 mA	2.40		V
	Voн	VDD = 4.5 V, IOH = -4.0 mA	3.86	–	V
Low-level Output Voltage	Vol	VDD = 5.5 V, IOL = 4.0 mA		0.32	V
Supply Voltage Relative to Vss:					
Commercial	_	-	4.75	5.25	V
Industrial	_		4.50	5.50	V
Standby Supply Current	IDDSB	VIN = VDD = 5.5 V	_	100	μΑ
		VIN = VDD = 3.6 V	_	50	μΑ
Operating Supply Current	IDD	VDD = 5.5 V, Clock = 10 MHz		10	mA
		VDD = 3.6 V, Clock = 2.5 MHz	_	2	mA
Input Leakage Current	hL	VDD = 5.5 V,	-10	10	μА
		VIN = VDD and 0 V]	
Output Leakage Current	liL	VDD = 5.5 V,	-10	10	μΑ
		VIN = VDD and 0 V			1
Pin Capacitance	Cin	VCC = 5 V, TA = 25 °C,	_	10	pF
		FCLK = 1 MHz		1	

2-300 AT&T Microelectronics

Table 4. ac Characteristics During Read

Commercial: 0 °C \leq Ta \leq 70 °C, VDD = 5.0 V \pm 5%; Industrial: -40 °C \leq Ta \leq +85 °C, VDD = 5.0 V \pm 10%.

Parameter	Symbol	Test Conditions	Limits 3.0 V ≤ VDD ≤ 6.0 V		Limits 4.5 V ≤ VDD ≤ 6.0 V		Unit
		Conditions	Min	Max	Min	Max	
OE to Data Delay	TOE		_	45	_	45	ns
CE to Data Delay	TCE			60	_	50	ns
CLOCK to DATA Delay	TCAC			200		60	ns
DATA Hold from CE, OE, or CLOCK	Тон	_	0	1	0	-	ns
CE or OE to DATA Float Delay	TDF			50	П	50	ns
CLOCK Frequency	TCLK	-	_	2.5		10	MHz
CLOCK Low Time	TCL	_	100	-	25		ns
CLOCK High Time	Тсн		100		25		ns
CE Setup Time to CLOCK	TSCE	_	40	_	25	_	ns
(Guarantees correct counting.)							
CE Hold Time from CLOCK	THCE	_	0	İ	0	-	ns
(Guarantees correct counting.)							
OE High Time	THOE	CE high	100	_	20	-	ns
(Guarantees counters are reset.)		or low_					




Figure 4. Read Characteristics

Table 5. ac Characteristics at End of Read

Commercial: $0 \, ^{\circ}\text{C} \le \text{TA} \le 70 \, ^{\circ}\text{C}$, $\text{VDD} = 5.0 \, \text{V} \pm 5\%$; Industrial: $-40 \, ^{\circ}\text{C} \le \text{TA} \le +85 \, ^{\circ}\text{C}$, $\text{VDD} = 5.0 \, \text{V} \pm 10\%$.

Parameter	Symbol	Symbol Limits 3.0 V ≤ VDD ≤ 0				Unit
		Min	Max	Min	Max	
CLOCK to DATA Disable Delay	TCDF		50		50	ns
CLOCK to CEO Delay	Тоск		65	_	40	ns
CE to CEO Delay	TOCE	_	45		40	ns
OE to CEO Delay	TOOE	_	40		40	ns




Figure 5. Read Characteristics at End of Array




Figure 6. ATT1700A Programming

5-3869(C)

Table 6. dc Programming Specifications

Commercial: $0 \, ^{\circ}\text{C} \le \text{Ta} \le 70 \, ^{\circ}\text{C}$, $\text{VDD} = 5.0 \, \text{V} \pm 5\%$; Industrial: $-40 \, ^{\circ}\text{C} \le \text{Ta} \le +85 \, ^{\circ}\text{C}$, $\text{VDD} = 5.0 \, \text{V} \pm 10\%$.

Parameter	Symbol	Min	Max	Unit
Supply Voltage During Programming	VCCP	5.0	6.0	V
Low-level Input Voltage	VIL	0.0	0.5	V
High-level Input Voltage	ViH	2.4	Vcc	V
Low-level Output Voltage	Vol		0.4	V
High-level Output Voltage	Voh	3.7		v
Programming Voltage	VPP1	12.5	13.5	V
Programming Mode Access Voltage	VPP2	VCCP	VCCP + 1	V
Supply Current in Programming Mode	IPPP		100	mA
Input or Output Leakage Current	IL.	-10	10	μА
First Pass Low-level Supply Voltage for Final Verification	VDDL	2.8	3.0	V
Second Pass High-level Supply Voltage for Final Verification	VDDH	6.0	8.2	V

^{*} No overshoot is permitted on this signal. VPP must not be allowed to exceed 14 V.

Table 7. ac Programming Specifications

Commercial: 0 °C \leq TA \leq 70 °C, VDD = 5.0 V \pm 5%; Industrial: -40 °C \leq TA \leq +85 °C, VDD = 5.0 V \pm 10%.

Parameter	Test Conditions	Symbol	Min	Max	Unit
10% to 90% Rise Time of VPP	*	TRPP	1	_	μs
90% to 10% Fall Time of VPP	*	TFPP	1		μs
VPP Programming Pulse Width		TPGM	0.5	1.05	ms
VPP Setup to Clock for Entering Programming Mode	•	Tsvc	100		ns
CE Setup to Clock for Entering Programming Mode	*	TSVCE	100	_	ns
OE Setup to Clock for Entering Programming Mode	*	TSVOE	100	_	ns
VPP Hold from Clock for Entering Programming Mode	*	THVC	300	_	ns
Data Setup to Clock for Programming		TSDP	50	- <u> </u>	ns
Data Hold from Clock for Programming	_	THDP	0	_	ns
CE Low Time to Clear Data Latches	_	TLCE	100	_	ns
CE Setup to Clock for Programming/Verifying		Tscc	100		ns
OE Setup to Clock for Incrementing Address Counter	_	Tsic	100	_	ns
OE Hold from Clock for Incrementing Address Counter	_	THIC	0	_	ns
OE Hold from VPP	*	THOV	200		ns
Clock to Data Valid		TPCAC		400	ns
Data Hold from Clock	_	ТРОН	0		ns
CE Low to Data Valid		TPCE		250	ns

^{*} This parameter is periodically sampled and is not 100% tested.

Note: While in programming mode, \overline{CE} should only be changed while \overline{OE} is HIGH and has been HIGH for 200 ns, and \overline{OE} should only be changed while \overline{CE} is HIGH and has been HIGH for 200 ns.






Figure 7. Entering and Exiting Programming Mode



^{*} The $\overline{\text{CEO}}$ pin is high impedance when VPP = VPP1.

Figure 8. Programming Cycle Overview

[&]quot;32 clocks.



^{*} The programmer must float the data pin while $\overline{\text{CE}}$ is low to avoid bus contention.

Figure 9. Details of Programming Cycle




Figure 10. Read Manufacturer and Device ID Overview

2-307




Figure 11. Details of Read Manufacturer and Device ID

Ordering Information



ATT1736A; One-Time Programmable; 8-pin, Plastic DIP; Industrial Temperature

Table 8. Device Type

Device	Size
ATT1736A	36,288
ATT1765A	65,536
ATT17128A	131,072

Table 9. Programmability

Designation	Programmability
Blank	One-Time Programmable
A	One-Time Programmable

Table 10. Package Type

Designation	Package
PD8	8-pin, plastic DIP
SO8	8-pin SOIC
M20	20-pin PLCC

Table 11. Temperature Range

Designation	Туре	Operating Range
Blank	Commercial	0 °C to 70 °C
T	Industrial	–40 °C to +85 °C