



# 3.3V Dual Micropower Low Dropout Regulator with ENABLE and RESET

#### Description

The CS8363 is a precision micropower dual voltage regulator with ENABLE and RESET.

The 3.3V standby output is accurate within  $\pm 2\%$  while supplying loads of 100mA. Quiescent current is low, typically  $140\mu A$  with a  $300\mu A$  load. The active RESET output monitors the 3.3V standby output and holds the RESET line low during power-up and regulator dropout conditions. The RESET circuit includes hysteresis and is guaranteed to operate correctly with 1V on the standby output.


The second output tracks the 3.3V standby output through an external adjust lead, and can supply loads of 250mA with a typical dropout voltage of 400mV. The logic level ENABLE lead is used to control this tracking regulator output.

Both outputs are protected against overvoltage, short circuit, reverse battery and overtemperature conditions. The robustness and low quiescent current of the CS8363 makes it not only well suited for automotive microprocessor applications, but for any battery powered microprocessor applications.

#### **Features**

- 2 Regulated Outputs
  Standby Output 3.3V
  ±2%; 100mA
  Adjustable Tracking
  Output; 250mA
- Low Dropout Voltage
- RESET for V<sub>STRY</sub>
- ENABLE for V<sub>TRK</sub>
- Low Quiescent Current
- Protection Features
  Independent Thermal
  Shutdown
  Short Circuit
  60V Peak Transient
  Reverse Battery

#### **Block Diagram**



<sup>\*</sup> Consult factory for positive ENABLE option.

# Package Options 7 Lead D<sup>2</sup>PAK 1. V<sub>STRY</sub> 2. V<sub>IN</sub> 3. V<sub>TRK</sub> 4. God 5. Adj 6. ENABLE 7. RESET



Cherry Semiconductor Corporation 2000 South County Trail, East Greenwich, RI 02818 Tel: (401)885-3600 Fax: (401)885-5786 Email: info@cherry-semi.com Web Site: www.cherry-semi.com

Consult factory for 16 Lead SOIC Wide.

#### **Absolute Maximum Ratings**

Supply Voltage, V <sub>IN</sub>	16V to 26V
Positive Transient Input Voltage, tr > 1ms	60V
Negative Transient Input Voltage, T < 100ms, 1% Duty Cycle	
Input Voltage Range ( ENABLE , RESET)	0.3V to 10V
Junction Temperature	
Storage Temperature Range	55°C to +150°C
ESD Susceptibility (Human Body Model)	2kV
Lead Temperature Soldering	
Wave Solder (through hole styles only)	
Reflow (SMD styles only)	60 sec. max above 183°C, 230°C peak

### Electrical Characteristics: $6\text{V} \leq \text{V}_{\text{IN}} \leq 26\text{V}$ , $I_{\text{OUT1}} = I_{\text{OUT2}} = 100\mu\text{A}$ , $-40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ , $-40^{\circ}\text{C} \leq T_{\text{J}} \leq +150^{\circ}\text{C}$ , unless otherwise specified.

0.9(0.03(999))	98.5000000000000000000000000000000000000				
■ Tracking Output $(V_{TRK})$					
$ m V_{STBY}$ – $ m V_{TRK}$ , $ m V_{TRK}$ Tracking Error	$6V \le V_{IN} \le 26V$ $100\mu A \le I_{TRK} \le 250mA \text{ (note 1)}$	-25		+25	mV
Adjust Pin Current, I <sub>Adj</sub>	Loop in Regulation		1.5	5	$\mu$ A
Line Regulation	6V ≤ V <sub>IN</sub> ≤ 26V (note 1)		5	50	mV
Load Regulation	$100\mu\text{A} \le I_{\text{TRK}} \le 250\text{mA} \text{ (note 1)}$		5	50	mV
Dropout Voltage ( $V_{IN} - V_{TRK}$ )	$I_{TRK} = 100 \mu A$		100	150	mV
	$I_{TRK} = 250 \text{mA}$		400	700	mV
Current Limit	$V_{IN} = 12V, V_{TRK} = 3.0V$	275	500		mA
Quiescent Current	$V_{IN} = 12V$ , $I_{TRK} = 250mA$		25	50	mA
	No Load on V <sub>STBY</sub>				
	$V_{IN} = 12V, I_{TRK} = 500 \mu A,$		145	220	$\mu A$
	$I_{STBY} = 100 \mu A$				
Reverse Current	$V_{TRK} = 3.3V, V_{IN} = 0V$		200	1500	μA
Ripple Rejection	$f = 120Hz$ , $I_{TRK} = 250mA$	60	70		dB
	$7V \le V_{IN} \le 17V$				

#### ■ Standby Output (V<sub>STBY</sub>)

■ Standby Output (V <sub>STBY</sub> )					
Output Voltage, V <sub>STBY</sub>	$4.5 \text{V} \le \text{V}_{\text{IN}} \le 26 \text{V}$	3.234	3.300	3.366	V
	$100\mu A \le I_{STBY} \le 100 \text{mA}$				
Line Regulation	$6V \le V_{\rm IN} \le 26V$		5	50	mV
Load Regulation	$100\mu A \le I_{STBY} \le 100 \text{mA}$		5	50	mV
Dropout Voltage (V <sub>IN</sub> – V <sub>STBY</sub> )	$I_{STBY} = 100 \mu A, V_{IN} = 4.2 V$			1.0	V
	$I_{STBY} = 100 \text{mA},  V_{IN} = 4.2 \text{V}$			1.0	V
Current Limit	$V_{IN} = 12V$ , $V_{STBY} = 3.0V$	125	200		mA
Short Circuit Current	$V_{IN} = 12V$ , $V_{STBY} = 0V$	10	100		mA
Quiescent Current	$V_{IN} = 12V$ , $I_{STBY} = 100 \text{mA}$		10	20	mA
	$I_{TRK} = 0mA$				
	$V_{IN} = 12V$ , $I_{STBY} = 300 \mu A$		140	200	$\mu A$
	$I_{TRK} = 0mA$				
Reverse Current	$V_{STBY} = 3.3V$ , $V_{IN} = 0V$		100	200	$\mu A$
Ripple Rejection	$f = 120Hz$ , $I_{STBY} = 100mA$	60	70		dB
	$7V \le V_{IN} \le 17V$				

Note 1:  $V_{TRK}$  connected to Adj lead.  $V_{TRK}$  can be set to higher values by using an external resistor divider.

## Electrical Characteristics: $6\text{V} \le \text{V}_{\text{IN}} \le 26\text{V}$ , $I_{\text{OUT1}} = I_{\text{OUT2}} = 100\mu\text{A}$ , $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ , $-40^{\circ}\text{C} \le T_{\text{J}} \le +150^{\circ}\text{C}$ , unless otherwise specified.

■ RESET ENABLE Functions					
ENABLE Input Threshold		0.8	1.2	2.0	V
ENABLE Input Bias Current	V <sub>ENABLE</sub> = 0V to 10V	-10	0	10	$\mu$ A
RESET Hysteresis		20	60	100	mV
RESET Threshold Low (V <sub>RL</sub> )	$V_{\rm STBY}$ Decreasing, $V_{\rm IN} > 4.5 V$	92.5%	95%	97.5%	$V_{STBY}$
RESET O/P Leakage				25	$\mu A$
Output Voltage	411 100 11		0.4		
Low (V <sub>RLO</sub> ); $R_{RST} = 10kΩ$ Low (V <sub>RPEAK</sub> )	$1V \le VS_{TBY} \le V_{RL}$ $V_{STBY}$ , Power Up, Power Down		0.1 0.6	0.4 1.0	V V
$V_{IN} (V_{RST} Low)$	$V_{STBY} = 3.3V$		4.0	4.5	V
■ Protection Circuitry (Both Outpu	its)				
Independent Thermal Shutdown	$V_{STBY}$	150	180	-	°C
	$V_{TRK}$	150	165		°C
Overvoltage Shutdown		30	34	38	V

Package Lead Description			
		EDISTION	
7 Lead D <sup>2</sup> PAK			
1	$V_{STBY}$	Standby output voltage delivering 100mA.	
2	$V_{IN}$	Input voltage.	
3	$V_{TRK}$	Tracking output voltage controlled by ENABLE delivering 250mA.	
4	Gnd	Reference ground connection.	
5	Adj	Resistor divider from $V_{TRK}$ to Adj. Sets the output voltage on $V_{TRK}$ . If tied to $V_{TRK}$ , $V_{TRK}$ will track $V_{STBY}$ .	
6	ENABLE	Provides on/off control of the tracking output, active LOW.	
7	RESET	CMOS compatible output lead that goes low whenever $V_{\mbox{\scriptsize STBY}}$ falls out of regulation.	

#### 

The  $\overline{ENABLE}$  function switches the output transistor for  $V_{TRK}$  on and off. When the  $\overline{ENABLE}$  lead voltage exceeds 1.4V(typ),  $V_{TRK}$  turns off. This input has several hundred millivolts of hysteresis to prevent spurious output activity during power-up or power-down.

#### te State Control

The  $\overline{\text{RESET}}$  is an open collector NPN transistor, controlled by a low voltage detection circuit sensing the  $V_{STBY}$  (3.3V) output voltage. This circuit guarantees the  $\overline{\text{RESET}}$  output stays below 1V (0.1V typ) when  $V_{STBY}$  is as low as 1V to ensure reliable operation of microprocessor-based systems.

#### 

This output uses the same type of output device as  $V_{STBY}$ , but is rated for 250mA. The output is configured as a tracking regulator of the standby output. By using the standby output as a voltage reference, giving the user an external programming lead (Adj lead), output voltages from 3.3V to 20V are easily realized. The programming is done with a simple resistor divider, and following the formula:

$$V_{TRK} = V_{STBY} \times (1 + R1/R2) + I_{Adj} \times R1$$

If another 3.3V output is needed, simply connect the Adj lead to the  $V_{TRK}$  output lead.

#### **Application Notes**

#### 

Output capacitors for the CS8363 are required for stability. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

Output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltages during brief conditions of negative input transients that might be characteristic of a particular system.

Capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40°C, capacitors rated at that temperature must be used.

More information on capacitor selection for Smart Regulators™ is available in the Smart Regulator application note, "Compensation for Linear Regulators."

#### 

The maximum power dissipation for a dual output regulator (Figure 1) is:

$$\begin{split} PD(max) &= \{V_{IN}(max) - V_{OUT1}(min)\}I_{OUT1}(max) + \\ \{V_{IN}(max) - V_{OUT2}(min)\}I_{OUT2}(max) + V_{IN}(max)I_{Q} \end{split} \tag{1} \end{split}$$

#### Where

V<sub>IN</sub>(max) is the maximum input voltage,

V<sub>OUT1</sub>(min) is the minimum output voltage from V<sub>OUT1</sub>,

V<sub>OUT2</sub>(min) is the minimum output voltage from V<sub>OUT2</sub>,

I<sub>OUT1</sub>(max) is the maximum output current, for the application

 $I_{OUT2}(max)$  is the maximum output current, for the application

 $\rm I_Q$  is the quiescent current the regulator consumes at  $\rm I_{OUT}\!(max).$ 

Once the value of PD(max) is known, the maximum permissible value of  $R_{\Theta A}$  can be calculated:

$$R_{\Theta JA} = \frac{150^{\circ}\text{C - T}_{A}}{P_{D}} \tag{2}$$

The value of  $R_{\Theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\Theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 1: Dual output regulator with key performance parameters labeled.

#### Application Notes: continued

#### Heat Street

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\Theta IA}$ :

$$R_{\Theta IA} = R_{\Theta IC} + R_{\Theta CS} + R_{\Theta SA} \tag{3}$$

where:

 $R_{\Theta IC}$  = the junction–to–case thermal resistance,

 $R_{\Theta CS}$  = the case–to–heat sink thermal resistance, and


 $R_{\Theta SA}$  = the heat sink-to-ambient thermal resistance.


 $R_{\Theta|C}$  appears in the package section of the data sheet. Like  $R_{\Theta|A}$ , it too is a function of package type,  $R_{\Theta CS}$  and  $R_{\Theta SA}$  are functions of the package type, heat sink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

 $V_{DD}$ 

MCU

#### **Test & Application Circuits**






 $V_{TRK} \sim V_{STBY} (1 + R1/R2)$ For  $V_{TRK} \sim 5V$ ,  $R1/R2 \sim 0.5$ 

- \* C1 is required if regulator is located far from power supply filter.
- \*\* C2 and C3 are required for stability.

#### **Dual 3.3V Regulator**




- \* C1 is required if regulator is located far from power supply filter.
- \*\* C2 and C3 are required for stability.

#### Package Specification

#### DAGGEAGGEDIAGUS STORS INGIGURGO (195)

#### 

Therm	nal Data	7 Lead D <sup>2</sup> PAK	
$R_{\Theta JC}$	typ	3.5	°C/W
$R_{\Theta JA}$	typ	10-50*	°C/W
*Depend	*Depending on thermal properties of substrate. $R_{\Theta JA} = R_{\Theta JC} + R_{\Theta CA}$		



	Ordering Information
Part Number	Description
CS8363YDPS7	7L D <sup>2</sup> PAK short-leaded
CS8363YDPSR7	7L D <sup>2</sup> PAK short-leaded, (tape & reel)

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.