


MwT-7

26 GHz Medium Power GaAs FET

- +20 dBm OUTPUT POWER AT 12 GHz
- EXCELLENT FOR BROADBAND GAIN OR OSCILLATOR APPLICATIONS
- 0.3 MICRON REFRACTORY METAL/GOLD GATE
- 250 MICRON GATE WIDTH
- CHOICE OF CHIP AND TWO PACKAGE TYPES





DESCRIPTION

The MwT-7 is a GaAs MESFET device whose nominal quarter-micron gate length and 250 micron gate width make it ideally suited to applications requiring high-gain and medium power output in the 500 MHz to 18 GHz frequency range. The straight gate geometry of the MwT-7 makes it equally effective for either wideband (ex. 6 to 18 GHz) or narrow-band applications. Processing which guarantees low phase noise makes the MwT-7 particularly attractive for oscillator applications. The chip is produced using MwT's reliable metal system and all devices are screened to insure reliability. All chips are passivated using MwT's patented "Diamond-Like Carbon" process for durability with no degradation in performance. Designers can use MwT's unique BIN selection feature to choose devices from narrow Idss ranges, insuring consistent circuit operation.

RF SPECIFICATIONS AT Ta = 25°C

SYMBOL	PARAMETERS AND CONDITIONS	FREQ	UNITS	MwT-7 SP MwT-770 SP MwT-773SP		MwT-7 HP MwT-770 HP MwT-773 HP	
				MIN	TYP	MIN	TYP
P1dB	Output Power at 1dB Compression VDS=5.0 V IDS=0.6 IDSS= 35mA	12 GHz	dBm	17.0	19.0	18.0	20.0
SSG	Small Signal Gain VDS=5.0 V IDS=0.6 IDSS= 35mA	12 GHz	dB	10.0	11.0	10.0	11.0
NFopt	Optimum Noise Figure VDS=3.0 V IDS=10 mA	12 GHz	dB		2.0		2.0
GA	Gain at Optimum Noise Figure VDS=3.0 V IDS=10 mA	12 GHz	dB		8.0		8.0
IDSS	Recommended IDSS Range for Optimum P1dB		mA		34- 66		50- 86



DC SPECIFICATIONS AT Ta = 25 °C

SYMBOL	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
Idss	Saturated Drain Current Vds=3.0 V VGS=0.0 V	mA	26		98
Gm	Transconductance Vds=3.0 V VGS=0.0 V	mS	36	45	
Vp	Pinch-off Voltage Vds=3.0 V IDS=1.0 mA	V		-1.5	-4.5
BVGSO	Gate-to-Source Breakdown Voltage Igs=-0.4 mA, Igd=0	V	-5.0	-8.0	
BVGDO	Gate-to-Drain Breakdown Voltage Igd=-0.4 mA, Igs=0	V	-6.0	-8.0	
Rth	Thermal Resistance* MwT-7 Chip MwT-770,773	°C/W			180 380*


* Overall Rth depends on case mounting

MAXIMUM RATINGS AT Ta = 25 °C


SYMBOL	PARAMETER	UNITS	CONT MAX ¹	ABSOLUTE MAX ²
VDS	Drain to Source Voltage	V	See Safe Operating Limits	
Tch	Channel Temperature	°C	+150	+175
Tst	Storage Temperature	°C	-65 to +150	+175
Pin	RF Input Power	mW	80	120

NOTES: 1. Exceeding any one of these limits in continuous operation may reduce the mean-time-to-failure below the design goals.
2. Exceeding any one of these limits may cause permanent damage.

SAFE OPERATING LIMITS vs. Case Temperature




DEVICE EQUIVALENT CIRCUIT MODEL




PARAMETER	VALUE	PARAMETER	VALUE
Gate Bond Wire Inductance	Lg .089 nH	Source Resistance	Rs 2.6 Ω
Gate Pad Capacitance	Cpg .050 pF	Source Inductance	Ls .025 nH
Gate Resistance	Rg 0.20 Ω	Drain-Source Resistance	Rds 173 Ω
Gate-Source Capacitance	Cgs .314 pF	Drain-Source Capacitance	Cds .070 pF
Channel Resistance	Ri 6.9 Ω	Drain Resistance	Rd 3.67 Ω
Gate-Drain Capacitance	Cgd .027 pF	Drain Pad Capacitance	Cpd .027 pF
Transconductance	gm 69 mS	Drain Inductance	Ld .159 nH
Transit time	tau 3.02 psec		

RECOMMENDED ASSEMBLY CONFIGURATION

Shown below is the assembly and bonding configuration used for S-Parameter measurements of the MwT-7 chip. This configuration is recommended for optimum performance. For single-bias applications the gold blocks may be replaced by capacitors. An additional interconnecting bond would then be required. Contact MwT for additional applications information.



BONDING CONFIGURATION USED TO OBTAIN "S" DATA
 Contact MwT for bonding configuration to be used when substituting the MwT-7 for the NEC 710. Ask for Application Note DEV101.



Contact MwT for bonding configuration to be used when substituting the MwT-7 for the NEC 710. Ask for Application Note DEV101.

BIN SELECTION

Every MwT-7 wafer has been probed for I_{dss} and the data stored on computer disk. Customers may select from I_{dss} values in any of 18 current bins, as shown below, to insure consistent performance in their circuit. The shaded bins are typically available in smaller quantity and caution is advised before designing these bins into high production applications. MwT's "Smart Wafer Picker" reads the stored I_{dss} Data from the disk and devices from customer selected bins are quickly and automatically picked from the wafer and loaded into shipping containers.

BIN#	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
IDSS (mA)	26-30	30-34	34-38	38-42	42-46	46-50	50-54	54-58	58-62	62-66	66-70	70-74	74-78	78-82	82-86	86-90	90-94	94-98

BIN ACCURACY

Due to the effects of temperature, dc loading and probe tip varnishing, the I_{dss} from the "on wafer" probing of any MwT device may differ after it has been attached to a proper heat sink and tested in an RF or DC circuit.

Because of the aforementioned effects, the I_{dss} distribution may deviate as much as +/- 1 bin within the range identified on the label of each die shipping container, and +/- 2 bins within the selected range.

TYPICAL COMMON SOURCE SCATTERING PARAMETERS

MwT-7 CHIP: VDS = 5.0 V, IDS = 0.6 IDSS = 35 mA

FREQUENCY (GHz)	S11		S21		S12		S22	
	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG
1.00	.99	-15.0	4.52	168.0	.02	81.5	.61	-7.1
2.00	.98	-29.6	4.40	156.3	.03	73.3	.60	-13.9
3.00	.95	-43.4	4.21	145.2	.04	65.7	.58	-20.4
4.00	.93	-56.4	3.98	134.8	.05	58.7	.56	-26.3
5.00	.90	-68.2	3.74	125.1	.06	52.6	.54	-31.7
6.00	.87	-79.1	3.49	116.2	.07	47.1	.52	-36.7
7.00	.84	-89.0	3.26	107.9	.08	42.4	.49	-41.4
8.00	.82	-97.9	3.05	100.3	.08	38.2	.48	-45.8
9.00	.80	-106.1	2.85	93.1	.08	34.6	.46	-50.0
10.00	.79	-113.5	2.67	86.4	.09	31.4	.44	-54.2
12.00	.76	-126.6	2.36	74.0	.09	26.0	.42	-62.4
14.00	.74	-137.8	2.12	62.6	.10	21.8	.40	-71.0
16.00	.73	-147.4	1.91	52.0	.10	18.3	.38	-80.0
18.00	.72	-155.9	1.74	42.0	.10	15.5	.37	-89.6
20.00	.72	-163.5	1.59	32.5	.10	13.1	.37	-99.7
22.00	.72	-170.4	1.47	23.2	.10	11.0	.37	-110.4
24.00	.72	-176.7	1.36	14.3	.11	9.2	.37	-121.4
26.00	.72	177.4	1.26	5.6	.11	7.6	.36	-132.6

MwT-770: VDS = 5.0 V, IDS = 0.6 IDSS = 35 mA

FREQUENCY (GHz)	S11		S21		S12		S22	
	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG
1.00	.97	-21.1	3.51	156.7	.01	72.1	.76	-18.0
2.00	.92	-45.1	3.10	137.3	.02	60.1	.76	-30.6
3.00	.86	-62.5	2.72	122.4	.03	54.4	.76	-37.8
4.00	.81	-77.8	2.53	109.8	.04	56.4	.74	-40.5
5.00	.73	-91.1	2.43	100.8	.02	40.1	.70	-40.0
6.00	.70	-109.7	2.52	88.1	.03	67.7	.66	-45.2
7.00	.67	-132.0	2.63	72.8	.03	56.8	.60	-54.3
8.00	.66	-153.2	2.67	59.0	.03	70.1	.54	-69.1
9.00	.71	-177.1	2.65	37.7	.03	47.3	.54	-97.8
10.00	.72	167.9	2.36	17.9	.02	51.6	.58	-121.8
12.00	.79	143.8	1.92	-9.3	.05	68.3	.70	-153.4
14.00	.74	119.1	1.68	-41.9	.07	31.9	.78	-175.0

MwT-773: VDS = 5.0 V, IDS = 0.6 IDSS = 35 mA

FREQUENCY (GHz)	S11		S21		S12		S22	
	MAG	ANG	MAG	ANG	MAG	ANG	MAG	ANG
1.00	.94	-28.2	3.46	154.3	.01	74.0	.79	-18.8
2.00	.87	-49.9	2.87	136.0	.03	56.6	.75	-32.5
3.00	.79	-66.1	2.42	122.5	.03	46.0	.72	-42.3
4.00	.73	-79.5	2.26	111.5	.05	48.6	.69	-49.9
5.00	.65	-91.2	2.20	103.6	.04	35.1	.65	-53.6
6.00	.62	-110.5	2.17	91.0	.05	61.4	.63	-61.8
7.00	.57	-139.0	2.22	77.5	.08	33.2	.55	-71.6
8.00	.59	-166.4	2.24	67.6	.06	12.8	.49	-77.9
9.00	.68	172.6	2.17	57.8	.05	6.6	.46	-90.3
10.00	.74	162.0	2.01	41.9	.04	2.8	.44	-106.9
12.00	.86	149.5	1.78	26.7	.03	34.3	.49	-136.7
14.00	.78	128.8	1.54	-9.2	.05	22.5	.58	-160.3
16.00	.56	97.2	1.26	-33.9	.08	19.0	.72	-171.9
18.00	.82	54.3	1.64	-70.8	.11	17.3	.78	174.9
20.00	.32	17.2	1.11	-100.0	.14	3.1	.87	166.0

DEVICE HANDLING PROCEDURE

- 1) Open package in clean room environment only.
- 2) GaAs FETs are sensitive to electrostatic discharge. Precautions should be taken in handling, die attachment, and bonding to assure that Maximum Ratings are not exceeded as a result of electrical discharge.
- 3) Chips have been cleaned and are ready for die attachment. DO NOT attempt to re-clean.
- 4) Assembly should be performed with parts no hotter than 300° C. All circuit components (such as resistors and capacitors) should be assembled completely before the FET is die attached. Assembly should be performed as quickly as possible. In general, no chip should be left at 300°C for over 2 minutes.
- 5) Die attach with clean AuSn alloy under forming gas at 280 to 300° C. Scrub chip down with tweezers. Thermal resistance is critically dependent on this operation.
- 6) Thermasonic wedge bonding is recommended. A .0015 in. bond flat wedge at 125 to 150° C should be used with a heater stage temperature of 200 to 225° C. Apply 15 to 20 grams of bond force to .001 in. diameter gold wire with an elongation of 2 to 5%.
- 7) Store in a clean, dry, inert environment such as nitrogen at room temperature.
- 8) CAUTION: Handling of chips other than as specified above may cause permanent damage.