

1.1 Scope.

This specification covers the detail requirements for a hybrid, high speed, 16-bit sampling analog-to-digital converter.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	5962-9171201HX(X)

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-H-1000: package outline: DH-48A.

(X) Package Description

A	DH-48A	Tinned Lead Finish
C	DH-48A	Gold Lead Finish

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

$+V_S$ to SGND		+18 V
$-V_S$ to SGND		-18 V
V_{DD} to PGND		+7 V
V_{EE} to PGND		-7 V
Power Dissipation		4.125 W
Storage Temperature		-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 60 sec)		$+300^\circ\text{C}$
Electrostatic Discharge Sensitivity		Class 1
Constant Acceleration		10000 G
Junction Temperature		$+175^\circ\text{C}$

1.5 Thermal Characteristics.

Thermal Resistance θ_{JC}	$= 12^\circ\text{C/W}$
θ_{JA}	$= 38^\circ\text{C/W}$

AD1385—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Limits		Group A Subgroups	Conditions ¹ ($-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ unless otherwise noted)	Unit
			Min	Max			
Analog Input Impedance	AIZ	-1	2.45	2.55	7		k Ω
Differential Nonlinearity	DNL	-1	-1.0	+1.0	4, 5, 6	See Note 2	LSB
Gain Error	GE	-1	-0.15	+0.15	1	± 5 V dc and ± 10 V dc Ranges	% FSR
Gain Drift	$\Delta\text{GE}/\Delta T$	-1	-15	+15	2, 3	± 5 V dc and ± 10 V dc Ranges	ppm/ $^{\circ}\text{C}$
Bipolar Zero	BPZ	-1	-0.1	+0.1	1	± 5 V dc and ± 10 V dc Ranges	% FSR
Bipolar Zero Drift	$\Delta\text{BPZ}/\Delta T$	-1	-15	+15	2, 3	± 5 V dc and ± 10 V dc Ranges	ppm/ $^{\circ}\text{C}$
Power Supply Rejection Ratio ³	PSRR	-1	-0.1	+0.1	1, 2, 3	$+V_S = +14.25$ V to $+15.75$ V $-V_S = -14.25$ V to -15.75 V $V_{DD} = +4.75$ V to $+5.25$ V $V_{EE} = -4.75$ V to -5.25 V	% FSR/V
Signal to Noise Ratio	SNR1	-1	90		4, 5, 6	$f = 5.371$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Signal to Noise Ratio	SNR2	-1	90		4, 5, 6	$f = 98.389$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Signal to Noise Ratio	SNR3	-1	88		4, 5, 6	$f = 197.510$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Peak Distortion	PHD1	-1		-90	4, 5, 6	$f = 5.371$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Peak Distortion	PHD2	-1		-88	4, 5, 6	$f = 98.389$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Peak Distortion	PHD3	-1		-82	4, 5, 6	$f = 197.510$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Total Harmonic Distortion	THD1	-1		-90	4, 5, 6	$f = 5.371$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Total Harmonic Distortion	THD2	-1		-88	4, 5, 6	$f = 98.389$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Total Harmonic Distortion	THD3	-1		-82	4, 5, 6	$f = 197.510$ kHz, ± 5 V FSR, $V_{IN} = -0.4$ dB	dB
Signal-to-Noise Ratio	SNR4	-1	90		4, 5, 6	$f = 5.371$ kHz, ± 10 V FSR, $V_{IN} = -0.4$ dB	dB
Signal-to-Noise Ratio	SNR5	-1	90		4, 5, 6	$f = 98.389$ kHz, ± 10 V FSR, $V_{IN} = -0.4$ dB	dB
Signal-to-Noise Ratio	SNR6	-1	88		4, 5, 6	$f = 197.510$ kHz, ± 10 V FSR, $V_{IN} = -0.4$ dB	dB
Peak Distortion	PHD4	-1		-90	4, 5, 6	$f = 5.371$ kHz, ± 10 V FSR, $V_{IN} = -0.4$ dB	dB
Peak Distortion	PHD5	-1		-80	4, 5, 6	$f = 98.389$ kHz, ± 10 V FSR, $V_{IN} = -0.4$ dB	dB
Peak Distortion	PHD6	-1		-74	4, 5, 6	$f = 197.510$ kHz, ± 10 V FSR, $V_{IN} = -0.4$ dB	dB

Test	Symbol	Device	Limits		Group A Subgroups	Conditions ¹ ($-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ unless otherwise noted)	Unit
			Min	Max			
Total Harmonic Distortion	THD4	-1		-90	4, 5, 6	$f = 5.371 \text{ kHz}, \pm 10 \text{ V FSR},$ $V_{IN} = -0.4 \text{ dB}$	dB
Total Harmonic Distortion	THD5	-1		-80	4, 5, 6	$f = 98.389 \text{ kHz}, \pm 10 \text{ V FSR},$ $V_{IN} = -0.4 \text{ dB}$	dB
Total Harmonic Distortion	THD6	-1		-74	4, 5, 6	$f = 197.510 \text{ kHz}, \pm 10 \text{ V FSR},$ $V_{IN} = -0.4 \text{ dB}$	dB
Digital Input Voltage Logic 1 Logic 0	V_{IH} V_{IL}	-1	2.25	0.8	7, 8	Note 3	V
Digital Input Current	I_{IL}	-1	-200	+200	7, 8	$V_{IN} = 0 \text{ V}^3$	μA
	I_{IH}	-1	-200	+200	7, 8	$V_{IN} = 5 \text{ V}^3$	μA
Digital Output Voltage Logic 1 Logic 0	V_{OH} V_{OL}	-1	2.4	0.4	7, 8	$I_{OH} = -3.2 \text{ mA}^3$ $I_{OL} = +3.2 \text{ mA}^3$	V
Internal Reference Voltage	V_{REF}	-1	9.990	10.010	1	$I_L = 2 \text{ mA}$ $R_L = 5 \text{ k}\Omega$ Pin 32 Connected to Pin 39	V
	ΔV_{REF}	-1	-15	+15	2, 3		ppm/ $^{\circ}\text{C}$
Supply Currents	$+I_{IS}$	-1		80	1, 2, 3	Note 3	mA
	$-I_{IS}$			75			
	I_{DD}			160			
	I_{EE}			200			
Power Dissipation	P_D	-1		4.125		Note 3	W

NOTES


¹Unless otherwise specified, all tests are performed using a 50 percent duty cycle, 10 MHz clock, $\pm 15 \text{ V}$ dc and $\pm 5 \text{ V}$ dc power supply voltages, and a 500 kHz conversion rate.

²No missing codes; DNL is derived from a histogram test using a full scale sinewave input.

³Subgroups 2, 3 and 8 shall be tested for initial device characterization and after design and major changes that affect these parameters. Subgroup 8 shall be guaranteed to the limits specified in Table 1.

AD1385

3.2.1 Functional Block Diagram and Terminal Assignments.



3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (I)

4.2.1 Burn-In Circuit.

Burn-in is per MIL-STD-883 Method 1015 test condition (B).

