### Features

- Programmable 4,194,304 x 1 and 8,388,608 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs)
- 3.3V Output Capability
- 5V Tolerant I/O Pins
- In-System Programmable (ISP) via 2-wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with Atmel AT40K and AT94K Devices, Altera FLEX<sup>®</sup>, APEX<sup>™</sup> Devices, Lucent ORCA<sup>®</sup> FPGAs, Xilinx XC3000<sup>™</sup>, XC4000<sup>™</sup>, XC5200<sup>™</sup>, Spartan<sup>®</sup>, Virtex<sup>®</sup> FPGAs, Motorola MPA1000 FPGAs
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Low-power CMOS FLASH Process
- Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC Packages), 20-lead PLCC, 44-lead PLCC and 44-lead TQFP Packages
- Emulation of Atmel's AT24CXXX Serial EEPROMs
- Low-power Standby Mode
- Single Device Capable of Holding 4 Bitstream Files Allowing Simple System Reconfiguration
- · Fast Serial Download Speeds up to 33 MHz

### Description

The AT17F Series of In-System Programmable Configuration PROMs (Configurators) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17F Series device is packaged in the 8-lead LAP, 20-lead PLCC, 44-lead PLCC and 44-lead TQFP, see Table 1. The AT17F Series Configurator uses a simple serial-access procedure to configure one or more FPGA devices.

The AT17F Series Configurators can be programmed with industry-standard programmers, Atmel's ATDH2200E Programming Kit or Atmel's ATDH2225 ISP Cable.

Table 1.	AT17F Series	Packages
----------	--------------	----------

Package	AT17F040	AT17F080
8-lead LAP	Yes	Yes
20-lead PLCC	Yes	Yes
44-lead PLCC	_	Yes
44-lead TQFP	_	Yes



In-System Programmable Configuration PROM

# AT17F040 AT17F080

# Advance Information





### **Pin Configuration**

8-lead LAP



#### 20-lead PLCC







### **Block Diagram**



#### **Device Description**

The control signals for the configuration memory device (CE, RESET/OE and CLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration device without requiring an external intelligent controller.

The  $\overline{\text{RESET}}$ /OE and  $\overline{\text{CE}}$  pins control the tri-state buffer on the DATA output pin and enable the address counter. When  $\overline{\text{RESET}}$ /OE is driven Low, the configuration device resets its address counter and tri-states its DATA pin. The  $\overline{\text{CE}}$  pin also controls the output of the AT17F Series Configurator. If  $\overline{\text{CE}}$  is held High after the  $\overline{\text{RESET}}$ /OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When OE is subsequently driven High, the counter and the DATA output pin are enabled. When RESET/OE is driven Low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of  $\overline{\text{CE}}$ .

When the configurator has driven out all of its data and  $\overline{CEO}$  is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.

### **Pin Description**

		AT17F040		AT17F080			
Name	I/O	8 LAP	20 PLCC	8 LAP	20 PLCC	44 PLCC	44 TQFP
DATA	I/O	1	2	1	2	2	40
CLK	Ι	2	4	2	4	5	43
PAGE_EN	I	-	16	_	16	1	39
PAGESEL0	Ι	_	11	_	5	20	14
PAGESEL1	I	_	7	_	7	25	19
RESET/OE	Ι	3	6	3	6	19	13
CE	Ι	4	8	4	8	21	15
GND	-	5	10	5	10	24	18
CEO	0	0	14	0	14	07	01
A2	Ι	ю	14	6	14	27	21
READY	0	_	15	_	15	29	23
SER_EN	I	7	17	7	17	41	35
V <sub>CC</sub>	-	8	20	8	20	44	38

Three-state DATA output for configuration. Open-collector bi-directional pin for programming.

Clock input. Used to increment the internal address and bit counter for reading and programming.

PAGE\_EN Input used to enable page download mode. When PAGE\_EN is high the configuration download address space is partitioned into 4 equal pages. This gives users the ability to easily store and retrieve multiple configuration bitstreams from a single configuration device. This input works in conjunction with the PAGESEL inputs. PAGE\_EN must be held low if paging is not desired. When SER\_EN is Low (ISP mode) this pin has no effect.

#### PAGESEL[1:0]

DATA

CLK

Page select inputs. Used to determine which of the 4 memory pages are targeted during a serial configuration download. The address space for each of the pages is shown in Table 2. When SER\_EN is Low (ISP mode) these pins have no effect.

Paging Decodes	AT17F040 (4 Mbits)	AT17F080 (8 Mbits)
PAGESEL = 00, PAGE_EN = 1	00000 – 0FFFFh	00000 – 1FFFFh
PAGESEL = 01, PAGE_EN = 1	10000 – 1FFFFh	20000 – 3FFFFh
PAGESEL = 10, PAGE_EN = 1	20000 – 2FFFFh	40000 – 5FFFFh
PAGESEL = 11, PAGE_EN = 1	30000 – 3FFFFh	60000 – 7FFFFh
PAGESEL = XX, PAGE_EN = 0	00000 – 3FFFFh	00000 – 7FFFFh

#### Table 2. Address Space



RESET/OE	Output Enable (active High) and RESET (active Low) when $\overline{\text{SER}_{EN}}$ is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with $\overline{\text{CE}}$ Low) enables the data output driver.
CE	Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the address counter and enables the data output driver. A High level on CE disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will <i>not</i> enable/disable the device in the 2-wire Serial Programming mode (SER_EN Low).
GND	Ground pin. A 0.2 $\mu F$ decoupling capacitor between $V_{CC}$ and GND is recommended.
CEO	Chip Enable Output (active Low). This output goes Low when the address counter has reached its maximum value. If the PAGE_EN input is set High, the maxvalue is the highest address in the selected partition. The PAGESEL[1:0] inputs are used to make the 4 partition selections. If the PAGE_EN input is set Low, the device is not partitioned and the address maxvalue is the highest address in the device, see Table 2 on page 5. In a daisy chain of AT17F Series devices, the CEO pin of one device must be connected to the CE input of the next device in the chain. It will stay Low as long as CE is Low and OE is High. It will then follow CE until OE goes Low; thereafter, CEO will stay High until the entire EEPROM is read again.
A2	Device selection input, A2. This is used to enable (or select) the device during program- ming (i.e., when SER_EN is Low). A2 has an internal pull-down resistor.
READY	Open collector reset state indicator. Driven Low during power-up reset, released when power-up is complete. (recommended 4.7 k $\Omega$ pull-up on this pin if used).
SER_EN	Serial enable must be held High during FPGA loading operations. Bringing $\overline{\text{SER}\_\text{EN}}$ Low enables the 2-Wire Serial Programming Mode. For non-ISP applications, $\overline{\text{SER}\_\text{EN}}$ should be tied to V <sub>CC</sub> .
V <sub>cc</sub>	+3.3V (±10%).

AIMEL

#### FPGA Master Serial Mode Summary

The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17F Serial Configuration PROM has been designed for compatibility with the Master Serial mode.

This document discusses the Atmel AT40K, AT40KAL and AT94KAL applications as well as Xilinx applications.

### Control of Configuration

Most connections between the FPGA device and the AT17F Serial Configurator PROM are simple and self-explanatory.

- The DATA output of the AT17F Series Configurator drives DIN of the FPGA devices.
- The master FPGA CCLK output drives the CLK input of the AT17F Series Configurator.
- The CEO output of any AT17F Series Configurator drives the CE input of the next Configurator in a cascade chain of configurator devices.
- SER\_EN must be connected to V<sub>CC</sub> (except during ISP).
- The READY pin is available as an open-collector indicator of the device's reset status; it is driven Low while the device is in its power-on reset cycle and released (tri-stated) when the cycle is complete.
- PAGE\_EN must be held Low if download paging is not desired. The PAGESEL[1:0] inputs must be tied off High or Low. If paging is desired, PAGE\_EN must be High and the PAGESEL pins must be set to High or Low such that the desired page is selected, see Table 2 on page 5.

# Cascading Serial<br/>ConfigurationFor multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configur-<br/>ration memories, cascaded configurators provide additional memory.

After the last bit from the first configurator is read, the clock signal to the configurator asserts its  $\overline{CEO}$  output Low and disables its DATA line driver. The second configurator recognizes the Low level on its  $\overline{CE}$  input and enables its DATA output.

After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to its active (Low) level.

If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to its inactive (High) level.

**Programming Mode** The programming mode is entered by bringing SER\_EN Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at V<sub>CC</sub> supply only. Programming super voltages are generated inside the chip. The AT17F parts are read/write at 3.3V nominal. Refer to the AT17F Configuration application note available on the Atmel web site (www.atmel.com) for more programming details.

**Standby Mode** The AT17F Series Configurators enter a low-power standby mode whenever  $\overline{CE}$  is asserted High. In this mode, the AT17F Configurator consumes less than 50 µA of current at 3.3V. The output remains in a high-impedance state regardless of the state of the  $\overline{OE}$  input.



Devices



### Absolute Maximum Ratings\*

Operating Temperature
Storage Temperature65 °C to +150°C
Voltage on Any Pin with Respect to Ground0.1V to $\rm V_{\rm CC}$ +0.5V
Supply Voltage (V $_{CC}$ )0.5V to +4.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.)260°C
ESD (R <sub>ZAP</sub> = 1.5K, C <sub>ZAP</sub> = 100 pF)

\*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

### **Operating Conditions**

			AT17F Series		
Symbol	Description		Min	Max	Units
	Commercial	Supply voltage relative to GND -0°C to +70°C	2.97	3.63	V
V <sub>CC</sub>	Industrial	Supply voltage relative to GND -40°C to +85°C	2.97	3.63	V

### **DC Characteristics**

			AT17F040		AT17F080		
Symbol	Description		Min	Max	Min	Max	Units
V <sub>IH</sub>	High-level Input Voltage		2.0	V <sub>cc</sub>	2.0	V <sub>CC</sub>	V
VIL	Low-level Input Voltage		0	0.8	0	0.8	V
V <sub>OH</sub>	High-level Output Voltage (I <sub>OH</sub> = -2.5 mA)	Commencial	2.4		2.4		V
V <sub>OL</sub>	Low-level Output Voltage (I <sub>OL</sub> = +3 mA)	Commercial		0.4		0.4	V
V <sub>OH</sub>	High-level Output Voltage (I <sub>OH</sub> = -2 mA)	la du atrial	2.4		2.4		V
V <sub>OL</sub>	Low-level Output Voltage (I <sub>OL</sub> = +3 mA)	Industrial		0.4		0.4	V
I <sub>CCA</sub>	Supply Current, Active Mode			5		5	mA
ΙL	Input or Output Leakage Current (V <sub>IN</sub> = V <sub>CC</sub> or GND)		-10	10	-10	10	μA
	Construction Objective Marcha			100		200	μA
ICCS	Supply Current, Standby Mode	Industrial		100		200	μA

### **AC Characteristics**



### AC Characteristics when Cascading







### **AC Characteristics**

			AT17F040		AT17F080		
Symbol	Description		Min	Мах	Min	Max	Units
<b>T</b> (2)		Commercial		50		50	ns
I OE	OE to Data Delay	Industrial <sup>(1)</sup>		55		55	ns
<b>T</b> (2)		Commercial		60		55	ns
I CE	CE to Data Delay	Industrial <sup>(1)</sup>		60		60	ns
<b>–</b> (2)		Commercial		75		55	ns
CAC <sup>(2)</sup>	CLK to Data Delay	Industrial <sup>(1)</sup>		80		60	ns
-		Commercial	0		0		ns
он	Data Hold from CE, OE, or CLK	Industrial <sup>(1)</sup>	0		0		ns
<b>T</b> (3)	CE or OE to Data Float Delay	Commercial		55		50	ns
I <sub>DF</sub> <sup>(0)</sup> CE		Industrial <sup>(1)</sup>		55		50	ns
_		Commercial	20		20		ns
LC	CLK Low Time	Industrial <sup>(1)</sup>	20		20		ns
-		Commercial	20		20		ns
HC		Industrial <sup>(1)</sup>	20		20		ns
-	CE Setup Time to CLK	Commercial	35		20		ns
I SCE	(to guarantee proper counting)	Industrial <sup>(1)</sup>	40		25		ns
-	CE Hold Time from CLK	Commercial	0		0		ns
HCE	(to guarantee proper counting)	Industrial <sup>(1)</sup>	0		0		ns
-	OE High Time	Commercial	20		20		ns
HOE	(guarantees counter is reset)	Industrial <sup>(1)</sup>	20		20		ns
F	Maximum Input Clock Frequency	Commercial		10		10	MHz
FMAX	SEREN = 0	Industrial <sup>(1)</sup>		10		10	MHz
F	Maximum Input Clock Frequency	Commercial		33		33	MHz
Г <sub>МАХ</sub>	SEREN = 1	Industrial <sup>(1)</sup>		33		33	MHz

Notes: 1. Preliminary specifications for military operating range only.

2. AC test lead = 50 pF.

3. Float delays are measured with 5 pF AC loads. Transition is measured  $\pm$  200 mV from steady-state active levels.

			AT17F040		AT17F080		
Symbol	Description		Min	Max	Min	Max	Units
<b>-</b> (3)	CLK to Data Float Dalay	Commercial		60		50	ns
CDF	CLK to Data Float Delay	Industrial <sup>(1)</sup>		60		50	ns
T <sub>OCK</sub> <sup>(2)</sup> CLK to CEO Delay		Commercial		55		50	ns
	CLK to CEO Delay	Industrial <sup>(1)</sup>		60		55	ns
- (2)	CE to CEO Delay	Commercial		55		35	ns
OCE		Industrial <sup>(1)</sup>		60		40	ns
<b>T</b> (2)		Commercial		40		35	ns
OOE'-'	RESEI/OE to CEO Delay	Industrial <sup>(1)</sup>		45		35	ns
_		Commercial		33		33	MHz
Гмах	waximum input Clock Frequency	Industrial <sup>(1)</sup>		33		33	MHz

### **AC Characteristics When Cascading**

Notes: 1. Preliminary specifications for military operating range only.

2. AC test lead = 50 pF.

3. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.





## Thermal Resistance Coefficients<sup>(1)</sup>

Package	Туре	AT17F040	AT17F080	
8CN4		θ <sub>JC</sub> [°C/W]	-	-
	Leadless Array Package (LAP)	$\theta_{JA} [^{\circ}C/W]^{(2)}$	_	-
001	Plastic Londod Chin Corriger (PLCC)	θ <sub>JC</sub> [°C/W]	_	-
20J	Plastic Leaded Chip Carrier (PLCC)	θ <sub>JA</sub> [°C/W] <sup>(2)</sup>	_	-
		θ <sub>JC</sub> [°C/W]	17	17
44A	Thin Plastic Quad Flat Package (TQFP)	$\theta_{JA} [^{\circ}C/W]^{(2)}$	62	62
441		θ <sub>JC</sub> [°C/W]	15	15
44J	Plastic Leaded Unip Carrier (PLCC)	θ <sub>JA</sub> [°C/W] <sup>(2)</sup>	50	50

Notes: 1. For more information refer to the "Thermal Characteristics of Atmel's Packages", available on the Atmel web site, at http://www.atmel.com/atmel/acrobat/doc0636.pdf.

2. Airflow = 0 ft/min.

# **Ordering Information**

Memory Size	Ordering Code	Package	Operation Range
4-Mbit	AT17F040-10TQC	8CN4 - 8 LAP	Commercial
	AT17F040-10BJC	20J - 20 PLCC	(0°C to 70°C)
	AT17F040-10TQI	8CN4 - 8 LAP	Industrial
	AT17F040-10BJI	20J - 20 PLCC	(-40°C to 85°C)
8-Mbit	AT17F080-10CC	8CN4 - 8 LAP	Commercial
	AT17F080-10JC	20J - 20 PLCC	(0°C to 70°C)
	AT17F080-10TQC	44A - 44 TQFP	
	AT17F080-10BJC	44J - 44 PLCC	
	AT17F080-10CI	8CN4 - 8 LAP	Industrial
	AT17F080-10JI	20J - 20 PLCC	(-40°C to 85°C)
	AT17F080-10TQI	44A - 44 TQFP	
	AT17F080-10BJI	44J - 44 PLCC	

Package Type	
8CN4	8-lead, 6 mm x 6 mm x 1 mm, Leadless Array Package (LAP) – Pin-compatible with 8-lead SOIC/VOID Packages
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)
44 <b>A</b>	44-lead, Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)





### **Packaging Information**

#### 8CN4 – LAP



#### 20J – PLCC







#### 44A – TQFP



#### 44J – PLCC







#### **Atmel Headquarters**

*Corporate Headquarters* 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311

FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

Atmel Programmable SLI Hotline (408) 436-4119

Atmel Programmable SLI e-mail configurator@atmel.com

FAQ Available on web site

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel<sup>®</sup> is the registered trademark of Atmel.

FLEX<sup>™</sup> is the trademark of Altera Corporation; ORCA<sup>™</sup> is the trademark of Lucent Technologies, Inc.; SPARTAN<sup>®</sup> and Virtex<sup>®</sup> are the registered trademarks of Xilinx, Inc.; XC3000<sup>™</sup>, XC4000<sup>™</sup> and XC5200<sup>™</sup> are the trademarks of Xilinx, Inc.; APEX<sup>™</sup> is the trademark of MIPS Technologies; Other terms and product names may be the trademarks of others.



e-mail

Web Site

literature@atmel.com

http://www.atmel.com

Printed on recycled paper.