

SPC7212F0A

SCSI Controller IC

Preliminary

- Conforming to SCSI-2
- Synchronous/Asynchronous Transfer Mode Compatible
- SCAM Lv. 1

■ OVERVIEW


SPC7212F0A is the SCSI-2 interface control LSI for SCAM. It has an interface that can connect with a general CPU, PLL circuit that generates 40 MHz internal system clocks, and port interface circuit that transfers 8-bit/16-bit selectable external port data and outputs SCSI-2 data signals from the SCSI interface circuit.

■ FEATURES

- Conforming to SCSI-2
- Synchronous/asynchronous transfer mode
 - Synchronous mode 10 MB/s
 - Asynchronous mode 5 MB/s
- Supporting SCAM Lv. 1
 - The firmware can support Lv. 2.
- Phase-controlled automatic processing function
- Built-in single-ended driver
- General CPU interface
- Built-in 20/22.5/40 MHz oscillation circuit
- Built-in PLL circuit
- 5/3.3 V power supply voltage
- QFP 15- to 100-pin package

SPC7212F0A

■ BLOCK DIAGRAM



SPC7212F0A

■ PINS

The control signal that prefixes a pin name with "X" is low active.

Pin number	Pin name	I/O	Function	Remarks
SCSI interfaces				
98	XSDB0	I/Ood	SCSI data signals (SD0 to SD7)	Drive performance 48mA
97	XSDB1			"
94	XSDB2			"
93	XSDB3			"
90	XSDB4			"
89	XSDB5			"
86	XSDB6			"
85	XSDB7			"
82	XSDBP			SCSI data parity signal
81	XSATN	I/Ood	SCSI ATN signal	"
78	XSBSY	I/Ood	SCSI BSY signal	"
77	XSACK	Is/Ood	SCSI ACK signal	"
74	XSRST	I/Ood	SCSI RST signal	"
73	XSMMSG	I/Ood	SCSI MSG signal	"
71	XSSSEL	I/Ood	SCSI SEL signal	"
70	XSCD	I/Ood	SCSI C/D signal	"
68	XSREQ	Is/Ood	SCSI REQ signal	"
67	XSIO	I/Ood	SCSI I/O signal	"
Port interfaces				
41	XPRD	Is/O	Port read signal	Drive performance 3mA
42	XPWR	Is/O	Port write signal	Drive performance 3mA
43	PDREQ	Is/O	Port DMA request signal (Negative logic operation is also enabled.)	Drive performance 6mA
40	XPDAACK	Is/O	Port DMA acknowledge signal	Drive performance 3mA
46	PD0	I/O	Port DML data bus signals (PD0 to 15) *PD8 to 15: Connect with Low(GND) when not used.	Drive performance 3mA
48	PD1			"
53	PD2			"
55	PD3			"
58	PD4			"
60	PD5			"
63	PD6			"
65	PD7			"
64	PD8			"
62	PD9			"
59	PD10			"
57	PD11			"
54	PD12			"
52	PD13			"
47	PD14			"
45	PD15			"


Pin number	Pin name	I/O	Function	Remarks
CPU Interface				
28	AD0	Ipu	Address input pins (AD0 to AD4)	
29	AD1			
30	AD2			
31	AD3			
32	AD4			
16	DB0	Ipu/O	Data pins (BD0 to BD7)	Drive performance 3mA
17	DB1			"
18	DB2			"
19	DB3			"
21	DB4			"
22	DB5			"
23	DB6			"
24	DB7	"		
38	XCS	Ispu	Chip select signal for internal register access	
37	XINT	Otr	Interrupt request output signal	Drive performance 6mA
35	XRD	Ispu	Data read signal	
34	XWR	Ispu	Data write signal	
Others				
4	OSCIN	I	Built-in oscillation circuit input (40, 20, or 22.5 MHz)	
5	OSCOU	O	Built-in oscillation circuit output	
84	TESTMON	O	Test monitor output (Usually: open "Low" output)	Drive performance 2mA
36	XRESET	Ipu	System reset input signal	
15	TESTEN	Ipd	Test pin (Usually connects with Low (GND).)	
7	CLKSEL0	I	Input clock selection Low(GND): OSCIN/Hi (LVDD): EXCLK input	
8	CLKSEL1	I	System clock selection Low (GND): PLL output/Hi (LVDD): CLKSEL0 selection signal	
12	PLLCT0	I	PLL operation control pin Depends on input clocks.	
13	PLLCT1	I	PLL operation control pin Depends on input clocks.	
2	EXCLK	I	5 V level external clock input pin (Connects with Low(GND) when not used.)	
10	XPLLPD	I	PLL power-down pin Low (GND): PLL power-down mode/Hi (LVDD): PLL operation	
9	VC	O	Internal VC0 control pin	
80, 87, 92, 96, 99	NC	—	Does not connect with IC chips. (Usually: open)	
HVDD : 5v (5)				
20, 27, 39, 49, 61	HVDD	P	Power supply for 5 V interfaces	
LVDD : 3.3V (6)				
1, 6, 11, 26, 51, 76	LVDD	P	Power supply for internal operation	
Vss : 0v (17)				
3, 14, 25, 33, 44, 50, 56, 66, 69, 72, 75, 79, 83, 88, 91, 95, 100	Vss	P	GND	

(Note) I: Input
 Is: Schmitt input
 Ipu: Pull-up input
 Ispu: Pull-up Schmitt input
 Ipd: Pull-down input

O: Output
 Ood: Open drain output
 Otr: Tri-state output

SPC7212F0A

■ PACKAGE DIMENSIONS



NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1998 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

<http://www.epson.co.jp>



First issue September, 1998
Printed in Japan ⊕