


UVEPROM MODULE

AS7UV32K32
128K x 32 UVEPROM
PRELIMINARY

FEATURES

- Access times of 55, 70, 85 ns
- Built in decoupling capacitors for low noise operation
- Organized as 32K x 32
- Low power CMOS
- TTL Compatible Inputs and Outputs
- Packaging
 - 66 pin PGA type 1.09 inch square maximum
- Ultra-violet Erasable
- Programming Voltage $V_{pp}=12.75 \pm 0.25V$
- Common Data Inputs and Outputs





GENERAL DESCRIPTION


The AS7UV32K32 is a 768 Kilobit CMOS UVEPROM Module Organized as 32Kx32 user configurable to 64K x 16 and 128K x 8. The AS7UV32K32 achieves high speed access, low power consumption and high reliability by employing advanced CMOS memory technology.

These advanced features make ASI modules ideally suited for military applications.

The AS7UV32K32 module is constructed using a 1.09 inch square pin grid array substrate. This compact layout reduces space requirements for board assembly to a minimum.



PIN CONFIGURATION (TOP VIEW)



I/O8	1	A14	12	I/O15	23	I/O24	34	VCC	45	I/O31	56
I/O9	2	$\overline{CE2}/PGM$	13	I/O14	24	I/O25	35	$\overline{CE4}/PGM$	46	I/O30	57
I/O10	3	GND	14	I/O13	25	I/O26	36	A14	47	I/O29	58
A13	4	I/O11	15	I/O12	26	A6	37	I/O27	48	I/O28	59
A14	5	A10	16	\overline{OE}	27	A7	38	A3	49	A0	60
NC	6	A11	17	NC	28	NC	39	A4	50	A1	61
NC	7	A12	18	A14	29	A8	40	A5	51	A2	62
NC	8	VCC	19	I/O7	30	A9	41	A14	52	I/O23	63
I/O0	9	$\overline{CE1}/PGM$	20	I/O6	31	I/O16	42	$\overline{CE3}/PGM$	53	I/O22	64
I/O1	10	NC	21	I/O5	32	I/O17	43	GND	54	I/O21	65
I/O2	11	I/O3	22	I/O4	33	I/O18	44	I/O19	55	I/O20	66



ABSOLUTE MAXIMUM RATINGS*

Voltage of Vcc Supply Relative to Vss.....-0.6V to +7V
 Storage Temperature.....-65°C to +150°C
 Voltage on Any Pin Relative to Vss.....-0.6V to +7V
 Vpp with respect to Vss.....-0.6V to +13V
 Junction Temperature**.....+150°C

This is a stress rating only and functional operation on the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow.

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Operating Range

Range	Temperature	Vcc
Industrial	-40°C to +85°C	+5V ± 10%
Military	-55°C to + 125°C	+5V ± 10%

DC Read Characteristics Over Operating Range with Vpp=Vcc

Parameter		Symbol	Min	Max	Units	Notes
Supply Voltage		Vcc	4.5	5.5	V	
Input High		Vih	2.0	Vcc+0.3V	V	4
Input Low		Vil	-0.1	0.8	V	4
High Level Output	Ioh=-4ma	Vol	2.4		V	
Low Level Output	Iol=16ma	Voh		0.4	V	
Input Leakage		Iil	-20	+20	µA	
Output Leakage	Vout=Vcc or GND	Ilo	-20	+20	µA	
Power Supply Current (CMOS)	Outputs not loaded	Icc1		120	mA	1,3
Power Supply Current (TTL)	Outputs not loaded	Icc2		240	mA	2,3
Standby Current (CMOS)	CE=Vcc±0.3C	Isb1		2	mA	1
Standby Current (TTL)	CE=Vih	Isb2		20	mA	2
Vpp Supply Current Programming	Vpp=Vcc	Ipp		400mA	µA	
Vpp Supply Current Read		Vppr	Vcc-.4	Vcc	V	



AC Read Characteristics Over Operating Range, with $V_{PP} = V_{CC}$

Parameter	Symbol	55ns		70ns		85ns		Units	Notes
		Min	Max	Min	Max	Min	Max		
Address to output delay	t _{ACC}		55		70		85	ns	
\overline{CE} to output delay	t _{CE}		55		70		85	ns	
\overline{OE} to output delay	t _{OE}		25		30		35	ns	
Output disable to output float	t _{ODF}		25		30		35	ns	
Address to output hold	t _{AOH}	0		0		0		ns	

Capacitance⁵

(T_A=25°C; V_{CC} = 5V ± 10% f = 1MHz unless otherwise noted)

Parameter	Symbol	Max	Units	Notes
Input Capacitance	C _{I1}	24	pF	4
Output Capacitance	C _O	16	pF	4
V _{PP} Capacitance	C _{VPP}	100	pF	4

DC Characteristics (Programming) ^(6,7,8)

(T_A=25° ± 5°C, V_{CC} = 6.25 V ± 0.25 V, V_{PP} = 12.75 ± 0.25 V)

Parameter		Symbol	Min	Max	Units	Notes
V _{PP} Supply Current	$\overline{CE}/PGM=V_{IL}$	I _{PP}		240	mA	
V _{CC} Supply Current		I _{CC}		140	mA	4
Output Low Voltage	I _{OL} =16mA During verify	V _{OLV}		0.4	V	
Output High Voltage	I _{OM} =-4mA During verify	V _{OHV}	2.4		V	




AC Characteristics (Programming) ^(6,7,8)

($T_A=25^\circ \pm 5^\circ\text{C}$, $V_{CC} = 6.25\text{ V} \pm 0.25\text{ V}$, $V_{PP} = 12.75 \pm 0.25\text{ V}$)


Parameter	Symbol	Min	Type	Max	Units	Notes
Address setup time	t _{AS}	2		240	μs	
$\overline{\text{CE}}$ high to $\overline{\text{OE}}$ high	t _{COH}	2		140	μs	
Output enable setup time	t _{OES}	2		0.4	μs	
Data setup time	t _{DS}	2			μs	
Address hold time	t _{OS}	0			μs	
Data hold time	t _{OS}	2			μs	
Chip disable to output float delay	t _{DF}	0		130	ns	
Data valid from output enable	t _{DOE}			130	ns	
V _{PP} setup time/ $\overline{\text{CE}}$ setup time	t _{VS} /t _{CES}	2			μs	
PGM pulse width	t _{PW}	100		200	μs	
$\overline{\text{OE}}$ low to $\overline{\text{CE}}$ "don't care"	t _{OEX}	2			μs	

Note:

1. CMOS inputs $\text{GND} \pm 0.3\text{V}$ or $V_{CC} \pm 0.3\text{V}$
2. TTL inputs: $V_{IL} \leq 0.8\text{V}$, $V_{IH} > 2.0\text{V}$
3. Add 3mA/MHz for AC power component.
4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and or tester noise.
Do not attempt to test these values without suitable equipment.
5. This parameter is only sampled and is not 100% tested.
6. V_{CC} must be applied either coincidentally or before V_{PP} and removed either coincidentally or after V_{PP} .
7. V_{PP} must not be greater than 13 volts including overshoot. During $\overline{\text{CE}} = \overline{\text{PGM}} = V_{IL}$, V_{PP} must not be switched from 5 volts to 12.5 volts or vice-versa.
8. During power up the PGM pin must be brought high ($\geq V_{IH}$) either coincident with or before power is applied to V_{PP} .
9. User must tie externally Do-D7, D8-D15, D16-D24 to use 8 bit operation.



AC Read Timing Diagram



Programming Waveform



INTERNATIONAL CORPORATION

AS70V12K32

12K 128K UVEPROM



