

16-BIT DAC, BUFFERED

- $\pm 0.006\%$ DNL and INL
- No Laser Trimming
- Fast Interface Timing

DESCRIPTION

The MAS9316 is a 16-bit, monolithic CMOS, multiplying digital-to-analog converter (DAC) designed for direct microprocessor interface. Its high relative accuracy and monotonicity is achieved without laser trimming. This is made possible by the use of highly accurate, low TCR thin film resistor process and a 4 MSB to 15 decoding design technique. Hidden errors are eliminated by testing all the 65536 different input codes.

The device offers advantages like high stability over time and temperature and low sensitivity to output amplifier offset combined to excellent performance-to-cost ratio. The fast input data latches are designed as two 8-bit segments providing data storage when latched or transparent operation when unlatched. All digital inputs have high ESD protection up to 2 kV.


FEATURES

- $\pm 0.006\%$ DNL and INL
- No Laser Trimming
- Fast Interface Timing
- Linearity TC 0.5 ppm/ $^{\circ}\text{C}$
- 2 kV ESD Protection on Digital Inputs
- 4 MSB's Decoded
- All 65536 Codes Tested
- Monolithic CMOS Replacement for SIPEX DAC 9331-16-4 and SP9316C-4
- 24-pin Cerdip Package

APPLICATION

- Audio Applications
- Instrumentation
- μP Controlled Systems

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

VDD = +15V, VREF = 10V, IO1 = IO2 = DGND = 0V, Unipolar unless otherwise specified.

Parameter	Symbol	Ta = +25°C			Limits	Units	Test Conditions/Comments
		MIN	TYP	MAX			
STATIC PERFORMANCE Resolution Integral Nonlinearity ¹ Differential Nonlinearity ² Gain error Output Leakage Current at IO1 (pin 16) Offset Error	N INL DNL Gfse I _{lkg}	16 	±0.004 ±0.003 ±0.1 	±0.006 ±0.006 ±0.2 10 ±0.0005	16 ±0.012 ±0.006 50 ±0.0025	Bits % % % nA %	Relative accuracy 13 bits Monotonic to 14 bits Measured Using Internal R _{fb} DAC Register Loaded With All 1's
TEMPERATURE STABILITY Gain error TC Integral Nonlinearity TC Differential Nonlinearity TC	TCGFSE TCINL TCDNL		±1.0 ±0.1 ±0.1	±2.0 ±0.5 ±0.5		ppm/°C ppm/°C ppm/°C	
REFERENCE INPUT Input Resistance Voltage Range ³	R _{ref}	2.5	5	7.5	±25	kΩ V	
DIGITAL INPUTS Input High Voltage Input Low Voltage Input Current ⁴ Input Capacitance ³	V _{IH} V _{IL} I _{in} C _{in}	2.4 -0.3		VDD 0.8 ±1 8	2.4 0.8 ±10 8	V V μA pF	Unipolar Coding. Binary Bipolar Coding. Offset Binary
SWITCHING CHARACTERISTICS Strobe Width Data Setup Time Data Hold Time POWER SUPPLY Voltage Range Supply Current Power Dissipation	t _{sw} t _{DS} t _{DH} VDD I _{DD} I _{DD}	80 80 40 +5	60 70 20 +15 2.0 0.2	4.0 1.0 60 +16 4.0 1.0		ns ns ns V mA mA mW	HBE and LBE Inputs Bit 1 to Bit 16 Bit 1 to Bit 16 Accuracy guaranteed only at +15V All Digital Inputs V _{IL} or V _{IH} All Digital Inputs 0V or 5V
TEMPERATURE RANGE		0		+70		°C	

- NOTES:
1. Integral Nonlinearity is measured as the arithmetic mean value of magnitudes of the greatest positive deviation and the greatest negative deviation from the theoretical value of any given input combination.
 2. Differential Nonlinearity DNL is the deviation of an output step from the theoretical value of 1 LSB for any two adjacent digital input codes.
 3. Guaranteed by design but not production tested.
 4. Logic inputs are MOS gates. I_{in} typical is less than 1 nA at 25°C.

AC PERFORMANCE CHARACTERISTICS

These characteristics are included for design guidance only and are subject to sample testing only. VDD = +15V, VREF = 10V, IO1 = IO2 = DGND = 0V except where stated. Output Amp is HOS-050.

Parameter	Symbol	Ta = +25°C			Tmin - Tmax	Limits	Units	Test Conditions/Comments
		Min	TYP	MAX				
PROPAGATION DELAY	t _{PD}		300			ns	IO1 load R = 100Ω, C _{ext} = 13pF All Data Inputs 0V to VDD or VDD to 0V From 50% digital input change to 90% of final analog output.	
CURRENT SETTLING TIME Major Code Transition	ts		1.5			us	Settling to +0.01% FSR (strobed). 0111111111111111 to 1000000000000000 or 1000000000000000 to 0111111111111111	
Full Scale Transition			3.0			us	All Data Inputs 0V to VDD or VDD to 0V	
OUTPUT CAPACITANCE CIO1 (Pin 16) CIO2 (Pin 15) CIO1 (Pin 16) CIO2 (Pin 15)	Co		170 30 80 100			pF pF pF pF	Digital inputs VIH Digital inputs VIH Digital inputs VIL Digital inputs VIL	
DIGITAL TO ANALOG GLITCH ENERGY	Q		250			nVs	VREF = 0V; DAC register alternately loaded with all 0's and all 1's	
MULTIPLYING FEEDTHROUGH ERROR AT IO1	FT		3.0 0.3			mVpp mVpp	VREF = 20Vpp; f = 10kHz sine wave VREF = 20Vpp; f = 1kHz sine wave	
POWER SUPPLY REJECTION RATIO	PSRR		±0.0001	±0.002		%/%	VDD = 14 to 16V	


ABSOLUTE MAXIMUM RATINGS

(TA = 25°C unless otherwise noted)


VDD to DGND	-0.3V, +17V
Digital Input Voltage to DGND	-0.3V, VDD +0.3V
VREF or RFB to DGND	+/-25V
Output Voltage (Pin 15, Pin 16)	-0.3V, VDD+0.3V
Power Dissipation (Any Package) to +75°C	450 mW
Derates above 75°C by	6 mW/°C
Dice Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C

- CAUTION:
- Do not apply voltages higher than VDD or less than GND potential on any terminal other than VREF or RFB.
 - The digital inputs are diode clamp protected against ESD damage. However, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all time until ready to use.
 - Use proper anti-static handling procedures.
 - Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied.

TIMING DIAGRAM





PIN CONFIGURATION



PIN DESCRIPTION

Pin name	Pin No.	I/O	Function
BIT12	1	I	Data BIT12, MSB
BIT11	2	I	Data BIT11
BIT10	3	I	Data BIT10
BIT9	4	I	Data BIT9
BIT8	5	I	Data BIT8
BIT7	6	I	Data BIT7
BIT6	7	I	Data BIT6
BIT5	8	I	Data BIT5
BIT4	9	I	Data BIT4
BIT3	10	I	Data BIT3
BIT2	11	I	Data BIT2
BIT1	12	I	Data BIT1
VREF	13	I	Reference Voltage Input
RFB	14	I	Feedback Resistor
IO2	15	O	Current Output
IO1	16	O	Current Output
VDD	17	P	Positive Power Supply
DGND	18	G	Digital Ground
LBE	19	I	Low Byte Enable
HBE	20	I	High Byte Enable
BIT16	21	I	Data BIT16, LSB
BIT15	22	I	Data BIT15
BIT14	23	I	Data BIT14
BIT13	24	I	Data BIT13

APPLICATION INFORMATION



UNIPOLAR OPERATION, Transfer Characteristics

BINARY INPUT	ANALOG OUTPUT
111 ... 111	$-VREF (1 - 2^{-N})$
100 ... 001	$-VREF (1/2 + 2^{-N})$
100 ... 000	$-VREF / 2$
011 ... 111	$-VREF (1/2 - 2^{-N})$
000 ... 001	$-VREF (2^{-N})$
000 ... 000	0


NOTE: To maintain specified linearity, the external amplifier (A) must be nulled. Apply on "all Zeroes" digital input and adjust ROS for $VOUT = 0 \pm 1mV$.

BIPOLAR OPERATION, Transfer Characteristics

OFFSET BINARY INPUT	ANALOG OUTPUT
111 ... 111	$-VREF (1 - 2^{-(N-1)})$
100 ... 001	$-VREF (2^{-(N-1)})$
100 ... 000	0
011 ... 111	$+VREF (2^{(N-1)})$
000 ... 001	$+VREF (1 - 2^{-(N-1)})$
000 ... 000	$+VREF$


NOTE: To maintain specified linearity, the external amplifier (A₁ and A₂) must be nulled. With a digital input of 10 ... 0 and VREF set to zero:
 a) Set ROS1 for $VO1 = 0$
 b) Set ROS2 for $VOUT = 0$
 c) Set VREF to +10V and adjust R_B for VOUT to be 0 volts.

DIGITALLY CONTROLLED LOW PASS FILTER




PACKAGE OUTLINES

24 LEAD CERDIP OUTLINE (600 MIL BODY)




ALL MEASUREMENTS IN mm



ORDERING INFORMATION

Product code	Product	Package	Comments
MAS9316Q	16-BIT DAC, BUFFERED	24 Pin CERDIP	

LOCAL DISTRIBUTOR



MICRONAS CONTACTS

◆ SALES OFFICE

Micronas Semiconductor GmbH Hanns-Braun-Strasse 52 D-85375 NEUFAHRN, GERMANY	Tel. (08165) 95 210 Tel. Int. + 49 8165 95 210 Telefax + 49 8165 952 199
--	--

◆ HEAD OFFICE / FACTORY

	<p>MICRONAS INC. Kamreerintie 2, P.O.Box 51 FIN-02771 ESPOO, FINLAND Tel. (90) 80 521 Tel. Int. + 358 0 80 521 Telefax + 358 0 805 3213</p>
--	---

NOTICE

Micronas reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micronas assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micronas makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.