UT54ACS109E

Dual J-K Flip-Flops

October 2008 www.aeroflex.com/Logic

FEATURES

- 0.6µm CRH CMOS Process
 Latchup immune
- High speed
- Low power consumption
- Wide operating power supply of 3.0V to 5.5V
- Available QML Q or V processes
- 16-lead flatpack

DESCRIPTION

The UT54ACS109E is a dual J- \overline{K} positive triggered flip-flop. A low level at the preset or clear inputs sets or resets the outputs regardless of the other input levels. When preset and clear are inactive (high), data at the J and \overline{K} input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the J and \overline{K} input can be changed without affecting the levels at the outputs. The flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D flip-flops if J and \overline{K} are tied together.

The devices are characterized over full HiRel temperature range of -55°C to +125°C.

FUNCTION TABLE


INPUTS					OUTPUT	
PRE	CLR	CLK	J	ĸ	Q	Q
L	Н	Х	Х	Х	Н	L
н	L	Х	Х	Х	L	н
L	L	Х	Х	Х	H ¹	H ¹
н	Н	\uparrow	L	L	L	Н
н	Н	\uparrow	Н	L	Toggle	
н	Н	\uparrow	L	н	No Change	
н	Н	\uparrow	Н	Н	н	L
Н	Н	L	Х	Х	No Change	

Note:


1. The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} maximum. In addition, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

A passion for performance.

PINOUTS




LOGIC SYMBOL





1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM



OPERATIONAL ENVIRONMENT¹

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes: 1. Logic will not latchup during radiation exposure within the limits defined in the table. 2. Device storage elements are immune to SEU affects.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	3 to V _{DD} + .3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{ m JC}$	Θ _{JC} Thermal resistance junction to case		°C/W
II	DC input current		mA
P _D	P _D Maximum power dissipation		W

Note:

Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these
or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods
may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	3.0 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to + 125	°C

DC ELECTRICAL CHARACTERISTICS FOR THE UT54ACS109E⁷

($V_{DD} = 3.0V$ to 5.5V; $V_{SS} = 0V^6$; -55°C < T_C < +125°C)

SYMBOL	Description	CONDITION	VDD	MIN	МАХ	UNIT
V _{IL}	Low-level input voltage ¹		3.0V		0.9	V
			5.5V		1.65	
V _{IH}	High-level input voltage ¹		3.0V	2.1		V
			5.5V	3.85		
I _{IN}	Input leakage current	$V_{IN} = V_{DD} \text{ or } V_{SS}$	5.5V	-1	1	μΑ
V _{OL}	Low-level output voltage ³	$I_{OL} = 100 \mu A$	3.0V		0.25	V
			4.5V		0.25	
V _{OH}	High-level output voltage ³	$I_{OH} = -100 \mu A$	3.0V	2.75		V
			4.5V	4.25		
I _{OS}	Short-circuit output current ² , ⁴	$V_{O} = V_{DD}$ and V_{SS}	3.0V	-100	100	mA
			5.5V	-200	200	
I _{OL}	Low level output current ⁹	$V_{IN} = V_{DD}$ or V_{SS}	3.0V	6		mA
		$V_{OL} = 0.4V$	5.5V	8		
I _{OH}	High level output current ⁹	$V_{IN} = V_{DD}$ or V_{SS}	3.0V		-6	mA
		$V_{OH} = V_{DD} - 0.4V$	5.5V		-8	
P _{total}	Power dissipation ^{2, 8}	$C_L = 50 pF$	5.5V		2.9	mW/
			3.0V		0.8	MHz
I _{DDQ}	Quiescent Supply Current	$V_{IN} = V_{DD}$ or V_{SS}	5.5V		10	μΑ
C _{IN}	Input capacitance ⁵	f = 1MHz	0V		15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz	0V		15	pF

Notes:

1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, - 0%; $V_{IL} = V_{IL}(max) + 0\%$, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.

2. Supplied as a design limit but not guaranteed or tested.

3. Per MIL-PRF-38535, for current density ≤5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765pF/ MHz.

4. Not more than one output may be shorted at a time for maximum duration of one second. 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum. 6. Maximum allowable relative shift equals 50mV.

7. All specifications valid for radiation dose ≤ 1E6 rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.


Power dissipation specified per switching output.
 This value is guaranteed based on characterization data, but not tested.

AC ELECTRICAL CHARACTERISTICS FOR THE UT54ACS109E² (V_{DD} = 3.0V to 5.5V; V_{SS} = 0V ¹, -55°C < T_C < +125°C)

SYMBOL	PARAMETER		V _{DD}	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	CLK to Q, \overline{Q}	$C_L = 30 pF$	3.0V & 3.6V	4	23	ns
			4.5V & 5.5V	4	19	
		$C_L = 50 pF$	3.0V & 3.6V	4	27	ns
			4.5V & 5.5V	4	23	
t _{PHL1}	CLK to Q, \overline{Q}	$C_L = 30 pF$	3.0V & 3.6V	5	27	ns
			4.5V & 5.5V	5	23	
		$C_L = 50 pF$	3.0V & 3.6V	5	31	ns
			4.5V & 5.5V	5	27	
t _{PLH2}	PRE to Q	$C_L = 30 pF$	3.0V & 3.6V	1	16	ns
			4.5V & 5.5V	1	12	
		$C_L = 50 pF$	3.0V & 3.6V	1	20	ns
			4.5V & 5.5V	1	16	
t _{PHL2}	\overline{PRE} to \overline{Q}	$C_L = 30 pF$	3.0V & 3.6V	1	19	ns
			4.5V & 5.5V	1	15	
		$C_L = 50 pF$	3.0V & 3.6V	1	23	ns
			4.5V & 5.5V	1	19	
t _{PLH3}	$\overline{\text{CLR}}$ to $\overline{\text{Q}}$	$C_L = 30 pF$	3.0V & 3.6V	2	16	ns
			4.5V & 5.5V	2	12	
		$C_L = 50 pF$	3.0V & 3.6V	2	20	ns
			4.5V & 5.5V	2	16	
t _{PHL3}	CLR to Q	$C_L = 30 pF$	3.0V & 3.6V	2	19	ns
			4.5V & 5.5V	2	15	
		$C_L = 50 pF$	3.0V & 3.6V	2	23	ns
			4.5V & 5.5V	2	19	
f _{MAX}	Maximum clock frequency	$C_L = 50 pF$	3.0V, 4.5V, and 5.5V		62	MHz
t _{SU1}	$\overline{PRE} \text{ or } \overline{CLR} \text{ inactive setup time} \\ \text{before } CLK \uparrow$	$C_L = 50 pF$	3.0V, 4.5V, and 5.5V	5		ns


t	SU2	Data setup time before CLK ↑	$C_L = 50 pF$	3.0V, 4.5V, and 5.5V	5	ns
1	$t_{\rm H}^{3}$	Data hold time after CLK ↑	$C_L = 50 pF$	3.0V, 4.5V, and 5.5V	3	ns
	t _W	Minimum pulse width PRE or CLR low CLK high CLK low	$C_L = 50 pF$	3.0V, 4.5V, and 5.5V	8	ns

Notes:
1. Maximum allowable relative shift equals 50mV.
2. All specifications valid for radiation dose ≤ 1E6 rads(Si) per MIL-STD-883 Method 1019 Condition A and section 3.11.2.
3. Based on characterization, hold time (t_H) of 0ns can be assumed if data setup time (t_{SU2}) is ≥10ns. This is guaranteed, but not tested




Packaging

Ordering Information UT54ACS109E



Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- H an A' is specified when ordering, then the part marking win match the read missi and win be enter A' (solder) or C' (gold).
 HiRel Temperature Range flow per Aeroflex Manufacturing Flows Document. Devices have 48 hours of burn-in and are test at -55°C, room temperature, and 125°C. Radiation characterisitics are neither tested nor guaranteed and may not be specified.



Notes:

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening. For prototype inquiries, contact factory.
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced HiRel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 **WEST COAST** Tel: 949-362-2260 Fax: 949-362-2266 Tel: 603-888-3975 Fax: 603-888-4585

Tel: 719-594-8017 Fax: 719-594-8468

NORTHEAST

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs (Aeroflex) reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.

Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

A passion for performance.