

8X02A Control Store Sequencer

Product Specification

Logic Products

FEATURES

- 10-Bit Address Generator (1024 Microinstruction Addressability)
- Operating Frequency Exceeding 12 MHz
- Direct Branching Over Full Address Range
- Conditional Branching
- Subroutine Branching Capability
- 4-Level Stack Register File

- Loop Control Facility Using Stack
- Three-State Address Outputs

PRODUCT DESCRIPTION

The Signetics 8X02A Control Store Sequencer generates addresses to access instructions from a microprogram memory (control store). This high-speed device provides an efficient means of controlling the flow through a microprogram

with a powerful set of sequencing functions. The 8X02A can directly address up to 1024 microinstructions; however, the total address space can be expanded by adding conventional paging techniques. Combined with memory, the 8X02A forms a powerful control section for CPU's, controllers, test equipment, and other microprogram-controlled systems.

8X02A PACKAGE AND PIN DESIGNATIONS

N PACKAGE

PIN NO.	IDENTIFIER	FUNCTION
1, 28, 27	AC ₂ - AC ₀	Inputs used to select any one of eight Address Control Functions - see Table 1.
2	\overline{EN}	Enable three-state address outputs (A ₀ - A ₉); active-low input.
3 - 6, 8 - 13	A ₀ - A ₉	Three-state address outputs used to specify microprogram address; (A ₀ = LSB, A ₉ = MSB).
7	GND	Ground
14 - 21, 23, 24	B ₀ - B ₉	Branch address inputs: (B ₀ = LSB, B ₉ = MSB).
22	V _{CC}	Supply voltage.
25	CLK	Clock input (positive edge used for all triggering).
26	TEST	Active-high condition input used to determine conditional skips, branches, subroutine calls, and loop termination.

ORDER NUMBER

N8X02AN

Control Store Sequencer

8X02A




Figure 1. 8X02A Control Store Sequencer — Functional Block Diagram

FUNCTIONAL OPERATION

As shown in Figure 1, the data appearing on the address output pins ($A_0 - A_9$) is the contents of the 10-bit Address Register. On the rising edge of the clock input pulse (CLK), a new address is latched into the Address Register. This new address is supplied via the Address Multiplexer which selects one of five sources:

- Branch Address Input ($B_0 - B_9$)
- Current Address + 1
- Current Address + 2 (for the SKIP function)
- Stack Register File (most recent entry)
- All Zeroes (RESET)

The selection of the next address is determined by the "Address Control Function" specified by inputs $AC_0 - AC_2$ and the TEST input. Table 1 defines the eight Address Control Functions.

The "Reset" (RST) Address Control Function unconditionally forces all Address Register bits to zero on the rising edge of CLK. Sequential microprogram flow is provided by the "Increment" (INC) function which unconditionally increments the Address Register by one for each clock cycle. The Address Register automatically wraps around from the highest address (all "1s") to the lowest address (all "0s").

As shown in Table 1, the TEST input is used to conditionally execute four of the eight Address Control Functions. If the TEST input is **low** (false), the Address Register is simply

incremented by one — (for the BLT function, the Stack Pointer is also decremented). If the TEST input is **high** (true), the sequencer executes one of the following:

- Skip (TSK) — the Address Register is incremented by two.
- Branch (BRT) — the Address Register is loaded from the Branch Address Inputs.
- Branch-to-Subroutine (BSR).
- Branch-to-Loop (BLT).

The Stack Register File holds up to four 10-bit addresses and operates in the Last-In/First-Out (LIFO) mode. A Stack Pointer keeps track of the next register of the Stack File to be written into; the pointer is incremented after each "push" and decremented after each "pop" — see Table 1. When branching to a subroutine (BSR), the return address (current address + 1) is "pushed" onto the stack and the branch address input is loaded into the Address Register. To return from a subroutine, the "POP" function pops the return address off the stack and loads it into the Address Register.

The "Push-for-Looping" (PLP) function may be specified in the first instruction of a loop to "push" the current address onto the stack: the Address Register is incremented. A "Branch-to-Loop" (BLT) function placed at the end of the loop "pops" the stack and conditionally branches to the top-of-loop address, depending on the TEST input. If the test for repeating the loop is satisfied (TEST input **high**), the sequencer causes a branch

back to the first instruction of the loop in which the top-of-loop address is "pushed" back onto the stack. If the test fails (TEST input **low**), the top-of-loop address is discarded, the stack pointer is decremented and the Address Register is incremented. A combination of subroutines and loops may be nested up to four levels deep.

In abnormal circumstances, the Stack Pointer will wraparound from the fourth to the first register of the Stack File and vice-versa. If the stack is full (four addresses currently stored), an additional "push" causes the first (oldest) entry to be overwritten — (the four most recent entries are always maintained). If the stack is empty, a "pop" will access the fourth register of the Stack File; however, the contents of this register may be unpredictable.

The three-state address outputs ($A_0 - A_9$) are controlled by a common enable input (EN). When the enable input is **high**, the output drivers are placed in the high-impedance state allowing alternative access to the microprogram memory. Other circuit functions are unaffected by EN.

NOTE

To implement a RESET externally it is necessary to force all Address Control Inputs ($AC_0 - AC_2$) to the **high** state until at least one rising edge of CLK has occurred. If the AC inputs are supplied directly from the microprogram memory, a RESET may be accomplished by disabling the memory outputs. Pullup resistors should be provided to achieve the required high voltage level.

Control Store Sequencer

8X02A

Table 1. Address Control Functions

MNEMONIC AND DESCRIPTION	CONTROL LINES				NEXT ADDRESS	STACK OPERATION	STACK POINTER
	AC ₂	AC ₁	AC ₀	Test			
TSK - Test and skip	0	0	0	0	Current address + 1	No change	No change
	0	0	0	1	Current address + 2	No change	No change
INC - Increment	0	0	1	X	Current address + 1	No change	No change
BLT - Branch to loop if test condition is true	0	1	0	0	Current address + 1	POP (ignore data)	Decrement by 1
	0	1	0	1	From stack register file	POP (read)	Decrement by 1
POP - Pop stack (return from subroutine)	0	1	1	X	From stack register file	POP (read)	Decrement by 1
BSR - Branch to subroutine if test condition is true	1	0	0	0	Current address + 1	No change	No change
	1	0	0	1	Branch address inputs B ₀ - B ₉	PUSH (write current address + 1)	Increment by 1
PLP - Push for looping	1	0	1	X	Current address + 1	PUSH (write current address)	Increment by 1
BRT - Branch if test condition is true	1	1	0	0	Current address + 1	No change	No change
	1	1	0	1	Branch address inputs B ₀ - B ₉	No change	No change
RST - Reset address to zero	1	1	1	X	All zeroes	No change	No change

X = Don't Care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Power supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _O Off-state output voltage	+5.5	Vdc
T _{STG} Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS Conditions: Commercial - V_{CC} = 5.0V (±5%), 0°C ≤ T_A ≤ 70°C

PARAMETER	DESCRIPTION	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ ¹	Max	
V _{IH} V _{IL} V _{IC}	High level input voltage Low level input voltage Input clamp voltage	V _{CC} = Min	2			V
		V _{CC} = Min			0.8	
		V _{CC} = Min; I _I = -18mA			-1.5	
V _{OH} V _{OL}	High level output voltage Low level output voltage	V _{CC} = Min; I _{OH} = -2.6mA	2.4	3.4		
		V _{CC} = Min; I _{OL} = 8mA		0.42	0.5	
I _I	Input current at maximum input voltage	V _{CC} = Max; V _I = 5.5V		1	100	μA
I _{IH}	High level input current: AC ₂ - AC ₀ , TEST, CLK B ₉ - B ₀ , \overline{EN}	V _{CC} = Max; V _{IH} = 2.7V		< 0.1	40	μA
				< 0.1	20	
I _{IL}	Low level input current: AC ₂ - AC ₀ , TEST, CLK B ₉ - B ₀ , \overline{EN}	V _{CC} = Max; V _{IL} = 0.4V		-24	-800	μA
				-12	-400	
I _{OS}	Short circuit output current ²	V _{CC} = Max	-15	-60	-100	mA
I _{OZH}	High-Z state output current - high level	V _{CC} = Max; V _{OH} = 2.7V			20	μA
I _{OZL}	High-Z state output current - low level	V _{CC} = Max; V _{OL} = 0.4V			-20	μA
I _{CC}	Supply current	V _{CC} = Max		170	250	mA

NOTES:

- Typical limits are: V_{CC} = 5.0V and T_A = 25°C.
- For purposes of testing, not more than one output should be shorted at a time.

Control Store Sequencer

8X02A

AC ELECTRICAL CHARACTERISTICS Conditions: Commercial – $V_{CC} = 5.0V (\pm 5\%)$, $0^\circ C \leq T_A \leq 70^\circ C$
Loading – See Test Loading Circuit

PARAMETERS ¹	REFERENCES		LIMITS ⁴			UNIT
	From	To	Min	Typ ²	Max	
Pulse width:						
t_{CW} Clock cycle time	\uparrow CLK	\uparrow CLK	80			ns
t_{PWH} Clock high	\uparrow CLK	\downarrow CLK	35	24		ns
t_{PWL} Clock low	\downarrow CLK	\uparrow CLK	15	9		ns
Propagation delay:						
t_{PLZ} Low to high-Z	\uparrow EN	$A_0 - A_9$		14	20	ns
t_{PHZ} High to high-Z	\uparrow EN	$A_0 - A_9$		35	42	ns
t_{PZL} High-Z to low	\downarrow EN	$A_0 - A_9$		10	20	ns
t_{PZH} High-Z to high	\downarrow EN	$A_0 - A_9$		20	30	ns
t_{PHL} High to low	\uparrow CLK	$\downarrow A_0 - A_9$		25	45	ns
t_{PLH} Low to high	\uparrow CLK	$\uparrow A_0 - A_9$		25	45	ns
t_{HA} Address output hold time ³	\uparrow CLK	$A_0 - A_9$	13			ns
Set-up/hold times:						
t_{SF} Function set-up time	$AC_0 - AC_2$	\uparrow CLK	20	18		ns
t_{SK} Branch set-up time	$B_0 - B_9$	\uparrow CLK	15	7		ns
t_{SI} Test set-up time	TEST	\uparrow CLK	20	15		ns
t_{HF} Function hold time	\uparrow CLK	$AC_0 - AC_2$	20	2		ns
t_{HK} Branch hold time	\uparrow CLK	$B_0 - B_9$	15	9		ns
t_{HI} Test hold time	\uparrow CLK	TEST	12	-2		ns


NOTES:

- Parameter definitions are illustrated in the Timing Diagrams – See Figure 2.
- Typical limits are: $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.
- t_{HA} is the minimum time the current address outputs remain stable before changing. This delay may be used to provide some of the hold times required for the AC, B, and TEST inputs, if these inputs are determined by the microprogram memory addressed by the 8X02A.
- This data supercedes the November, 1980 edition of this data sheet.

Control Store Sequencer

8X02A

TIMING DIAGRAM




Control Store Sequencer

8X02A

AC VOLTAGE WAVEFORMS AND TEST LOADING


PROPAGATION DELAY (Typical Example):



WF112605


NOTE:
Pulse widths and setup/hold times are measured using the same reference points shown in the above waveforms.

OUTPUT ENABLE TIMES (Three-state outputs):




WF112705

OUTPUT DISABLE TIMES (Three-state outputs):



WF113705



7C036405

NOTES:

1. C_L includes probe and jig capacitance.
2. All diodes are 1N3064 or equivalent.
3. Switches S1 and S2 are both closed for all measurements except Output Enable times — See AC VOLTAGE WAVEFORMS.

Control Store Sequencer

8X02A

APPLICATION

FUNCTIONAL DESCRIPTION

Figure 3 shows a typical configuration of an 8X02A-based control section in a CPU application. Microinstructions read from the memory are used to produce control signals for

the CPU and to determine the next microinstruction via the 8X02A Address Control inputs ($AC_0 - AC_2$). In the case of a conditional branch or skip, the status condition applied to the 8X02A TEST input is selected according to the microinstruction. In a branch-type microinstruction, a branch field typically supplies the 8X02A Branch Address inputs ($B_0 - B_9$). (In non-branching instructions, this field may

contain other CPU control information.) When a macroinstruction is presented to the CPU, the starting address of the microprogram routine which executes the macroinstruction is presented to the Branch Address inputs. Similar configurations may be used for other applications in which the Branch Address inputs are typically supplied directly from the microprogram memory.




Figure 3. Control Section of a Microprogrammed CPU

8X021805