

ADC674A

ABRIDGED DATA SHEET
For Additional Technical
Information, Request
PDS-551.

ADC674A

2

ANALOG-TO-DIGITAL CONVERTERS

Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER

FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR ADC574A/674A-TYPE A/D CONVERTERS
Conversion Time: 15µs max
Bus Access Time: 150ns max
A_n Input: Bus Contention During Read Operation Eliminated
- FULLY SPECIFIED FOR OPERATION ON ±12V OR ±15V SUPPLIES
- NO MISSING CODES OVER TEMPERATURE:
0°C to +75°C (ADC674AJH, KH, JP, KP Grades)
-55°C to +125°C (ADC674ASH, TH Grades)

CMOS and laser-trimmed bipolar die custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a self-contained +10V reference, internal clock, digital interface for microprocessor control, and three-state outputs.

The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0V to +10V, 0V to +20V, ±5V, and ±10V.


The converter may be externally programmed to provide 8- or 12-bit resolution. The conversion time for 12 bits is factory set for 15µs maximum.

Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.

The ADC674A, available in both industrial and military temperature ranges, requires supply voltages of +5V and ±12V or ±15V. It is packaged in a 28-pin plastic DIP, or hermetic side-braced ceramic DIP.

DESCRIPTION

The ADC674A is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-852-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 869-1510 • Immediate Product Info: (800) 548-6132



PDS-551D

2.71

SPECIFICATIONS

ELECTRICAL

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 12\text{V}$ or $+15\text{V}$, $V_{EE} = -12\text{V}$ or -15VDC , $V_{LODC} = +5\text{V}$, unless otherwise noted.

PARAMETER	ADC674AJP/JH/SH			ADC674AKP/KH/TH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION			12			*	Bits
ANALOG INPUTS							
Voltage Ranges: Unipolar		0 to +10, 0 to +20			*		V
Bipolar		± 5 , ± 10			*		V
Impedance: 0 to +10V, $\pm 5\text{V}$	4.7	5	5.3	*	*	*	k Ω
$\pm 10\text{V}$, 0V to +20V	9.4	10	10.8	*	*	*	k Ω
DIGITAL INPUTS (CE, CS, R/C, A₀, 12/8)							
Over Temperature Range				*	*	*	V
Voltages: Logic 1	+2		± 5.5	*	*	*	V
Logic 0	-0.5		± 0.8	*	*	*	V
Current	-5	0.2	± 5	*	*	*	μA
Capacitance		5		*	*	*	pF
TRANSFER CHARACTERISTICS							
ACCURACY							
At +25°C			± 1			$\pm 1/2$	LSB
Linearity Error			± 2			*	LSB
Unipolar Offset Error (adjustable to zero)			± 10			± 4	LSB
Bipolar Offset Error (adjustable to zero)						*	LSB
Full-Scale Calibration Error ⁽¹⁾ (adjustable to zero)			± 0.25			*	% of FS ⁽²⁾
No Missing Codes Resolution (differential linearity)	11	$\pm 1/2$		12			Bits
Inherent Quantization Error					*		LSB
T_{MIN} to T_{MAX}							
Linearity Error: J, K Grades			± 1			$\pm 1/2$	LSB
S, T Grades			± 1			$\pm 3/4$	LSB
Full-Scale Calibration Error							
Without Initial Adjustment ⁽¹⁾ : J, K Grades			± 0.47			± 0.37	% of FS
S, T Grades			± 0.75			± 0.5	% of FS
Adjusted to zero at +25°C: J, K Grades			± 0.22			± 0.12	% of FS
S, T Grades			± 0.5			± 0.25	% of FS
No Missing Codes Resolution (differential linearity)	11			12			Bits
TEMPERATURE COEFFICIENTS (T_{MIN} to T_{MAX})⁽²⁾							
Unipolar Offset: J, K Grades			± 10			± 5	ppm/°C
S, T Grades			± 5			± 2.5	ppm/°C
Max Change: All Grades			± 2			± 1	LSB
Bipolar Offset: All Grades			± 10			± 5	ppm/°C
Max Change: J, K Grades			± 2			± 1	LSB
S, T Grades			± 4			± 2	LSB
Full-Scale Calibration: J, K Grades			± 45			± 25	ppm/°C
S, T Grades			± 50			± 25	ppm/°C
Max Change: J, K Grades			± 9			± 5	LSB
S, T Grades			± 20			± 10	LSB
POWER SENSITIVITY							
Change in Full-Scale Calibration							
+13.5V < V_{CC} < +16.5V or +11.4V < V_{CC} < +12.6V			± 2			± 1	LSB
+16.5V < V_{EE} < +13.5V or -12.6V < V_{EE} < -11.4V			± 2			± 1	LSB
+4.5V < V_{LODC} < +5.5V			$\pm 1/2$			*	LSB
CONVERSION TIME⁽⁴⁾							
8-Bit Cycle	6	8	10	*	*	*	μs
12-Bit Cycle	9	12	15	*	*	*	μs
DIGITAL OUTPUT (DB₁₁ — DB₀, Status)							
(Over Temperature Range)							
Outputs Codes: Unipolar							
Bipolar							
Logic Levels: Logic 0 ($I_{LEAK} = 1.6\text{mA}$)						*	V
Logic 1 ($I_{SOURCE} = 500\mu\text{A}$)	+2.4		+0.4	*	*	*	V
Leakage, Data Bits Only, High-Z State	-5	0.1	+5	*	*	*	μA
Capacitance		5		*	*	*	pF
INTERNAL REFERENCE VOLTAGE							
Voltage	+9.9	± 10	± 10.1	*	*	*	V
Source Current Available for External Loads ⁽⁵⁾	2			*	*	*	mA

SPECIFICATIONS

ELECTRICAL

T_A = +25°C, V_{CC} = ±12V or +15V, V_{EE} = -12V or -15VDC, V_{LOGIC} = +5V, unless otherwise noted.

PARAMETER	ADC674AJP/AJH/ASH			ADC674AKP/AKH/ATH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY REQUIREMENTS							
Voltage: V _{CC}	+11.4	+16.5	*	*	*	V	V
V _{EE}	-11.4		-16.5	*	*	*	V
V _{LOGIC}	+4.5		+5.5	*	*	*	V
Current: I _{CC}		3.5	5	*	*	*	mA
I _{EE}		15	20	*	*	*	mA
I _{LOGIC}		9	15	*	*	*	mA
Power Dissipation (±15V Supplies)		325	450	*	*	*	mW
TEMPERATURE RANGE (Ambient: T _{MIN} , T _{MAX})							
Specification: K, J Grades	0		+75	*	*	*	°C
S, T Grades	-65		+125	*	*	*	°C
Storage	-65		+150	*	*	*	°C

* Specifications same as ADC674AJP, AJH, ASH.

NOTES: (1) With fixed 50Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25°C (see Optional External Full Scale and Offset Adjustments section). (2) FS in this specification table means Full Scale Range. That is, for a ±10V input range, FS means 20 V; for a 0 to +10V range, FS means 10V. The term Full Scale for these specifications instead of Full-Scale Range is used to be consistent with other vendor's 674A type specification tables. (3) Using Internal reference. (4) See Controlling the ADC674A section for detailed information concerning digital timing. (5) External loading must be constant during conversion. The reference output requires no buffer amplifier with either ±12V or ±15V power supplies.

ABSOLUTE MAXIMUM RATINGS

V _{CC} to Digital Common	0 to +16.5V
V _{EE} to Digital Common	0 to -16.5V
V _{LOGIC} to Digital Common	0 to +7V
Analog Common to Digital Common	±1V
Control Inputs (CE, CS, A ₀ , 12 _B , R ₀ C)	
to Digital Common	-0.5V to V _{LOGIC} +0.5V
Analog Inputs REF IN, BIP. OFF., 10V _{IN})	
to Analog Common	±16.5V
20V _{IN} to Analog Common	±24V
REF OUT	Indefinite Short to Common, Momentary Short to V _{CC}
Max Junction Temperature	+165°C
Power Dissipation	1000mW
Lead Temperature (soldering, 10s)	+300°C
Thermal Resistance, θ _{JC} : Ceramic	50°C/W
Plastic	100°C/W

CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.

BURN-IN SCREENING

Burn-in screening is available for both plastic and ceramic package ADC674As. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: +85°C

Ceramic "-BI" models: +125°C

All units are 100% electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number (e.g., ADC674AKP-BI).

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	LINEARITY ERROR, max (T _{MIN} to T _{MAX})
ADC674AJP	Plastic DIP	0°C to +75°C	±1LSB
ADC674AKP	Plastic DIP	0°C to +75°C	±1/2LSB
ADC674AJH	Ceramic DIP	0°C to +75°C	±1LSB
ADC674AKH	Ceramic DIP	0°C to +75°C	±1/2LSB
ADC674ASH	Ceramic DIP	-55°C to +125°C	±1LSB
ADC674ATH	Ceramic DIP	-55°C to +125°C	±3/4LSB

BURN-IN SCREENING OPTION

See text for details.

MODEL	PACKAGE	TEMPERATURE RANGE	BURN-IN TEMPERATURE (160 Hours) ⁽¹⁾
ADC674AJP-BI	Plastic DIP	0°C to +75°C	+85°C
ADC674AKP-BI	Plastic DIP	0°C to +75°C	+85°C
ADC674AJH-BI	Ceramic DIP	0°C to +75°C	+125°C
ADC674AKH-BI	Ceramic DIP	0°C to +75°C	+125°C
ADC674ASH-BI	Ceramic DIP	-55°C to +125°C	+125°C
ADC674ATH-BI	Ceramic DIP	-55°C to +125°C	+125°C

NOTE: (1) Or equivalent combination of time and temperature.


PACKAGE INFORMATION⁽¹⁾

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ADC674AJP	Plastic DIP	215
ADC674AKP	Plastic DIP	215
ADC674AJH	Ceramic DIP	149
ADC674AKH	Ceramic DIP	149
ADC674ASH	Ceramic DIP	149
ADC674ATH	Ceramic DIP	149
ADC674AJP-BI	Plastic DIP	215
ADC674AKP-BI	Plastic DIP	215
ADC674AJH-BI	Ceramic DIP	149
ADC674AKH-BI	Ceramic DIP	149
ADC674ASH-BI	Ceramic DIP	149
ADC674ATH-BI	Ceramic DIP	149

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burn-Brown IC Data Book.



PIN CONFIGURATION



CONTROLLING THE ADC674A

The Burr-Brown ADC674A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/C input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and the output data when ready—choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs (12/8, CS, Ao, R/C, and CE) are all TTL-/CMOS-compatible. The functions of the control inputs are described in Table I. The control function truth table is listed in Table II.

CE	CS	R/C	12/8	Ao	OPERATION
0	X	X	X	X	None
X	1	X	X	X	None
↑	0	0	X	0	Initiate 12-bit conversion
↑	0	0	X	1	Initiate 8-bit conversion
↓	0	0	X	0	Initiate 12-bit conversion
↓	0	0	X	1	Initiate 8-bit conversion
0	↓	0	X	0	Initiate 12-bit conversion
0	↓	0	X	1	Initiate 8-bit conversion
0	1	1	1	X	Enable 12-bit output
0	1	1	0	0	Enable 8 MSBs only
0	1	1	0	1	Enable 4 LSBs plus 4 trailing zeros

TABLE II. Control Input Truth Table.

PIN DESIGNATION	DEFINITION	FUNCTION
CE (Pin 6)	Chip Enable (active high)	Must be high ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
CS (Pin 3)	Chip Select (active low)	Must be low ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R/C (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be low ("0") to initiate either 8 or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be high ("1") to read output data. 0-1 edge may be used to initiate a read operation.
Ao (Pin 4)	Byte Address Short Cycle	In the start-convert mode, Ao selects 8-bit (Ao = "1") or 12-bit (Ao = "0") conversion mode. When reading output data in two 8-bit bytes, Ao = "0" accesses ±8MSBs (high byte) and Ao = "1" accesses 4LSBs and trailing "0s" (low byte).
12/8 (Pin 2)	Data Mode Select ("1" = 12-bits) ("0" = 8-bits)	When reading output data, 12/8 = "1" enables all 12 output bits simultaneously. 12/8 = "0" will enable the MSBs or LSBs as determined by the Ao line.

TABLE I. ADC674A Control Line Functions.



STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/C. In this mode CS and A₀ are connected to digital common and CE and 12/8 are connected to V_{Logic} (+5V). The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.

Conversion is initiated by a high-to-low transition of R/C. The three-state data output buffers are enabled when R/C is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case, the R/C pulse must remain low for a minimum of 50ns.

Figure 1 illustrates timing when conversion is initiated by an R/C pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/C and are enabled for external access of the data after completion of the conversion. Figure 2 illustrates the timing when conversion is initiated by a positive R/C pulse. In this mode, the output data from the previous conversion is enabled during the positive portion of R/C. A new conversion is started on the falling edge of R/C, and the three-state outputs return to the high impedance state until the next occurrence of a high R/C pulse. Timing specifications for stand-alone operation are listed in Table III.




FIGURE 1. R/C Pulse Low — Outputs Enabled After Conversions.




FIGURE 2. R/C Pulse High — Outputs Enabled Only While R/C is High.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t _{HRL}	Low R/C Pulse Width	50			ns
t _{DS}	STS Delay from R/C			200	ns
t _{HDR}	Data Valid After R/C Low	25			ns
t _{HS}	STS Delay After Data Valid	300	400	1000	ns
t _{HRH}	High R/C Pulse Width	150			ns
t _{DDR}	Data Access Time			150	ns

TABLE III. Stand-Alone Mode Timing.

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A₀ input, which is latched upon receipt of a conversion start transition (described below). If A₀ is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if A₀ is low. If all 12 bits are read following an 8-bit conversion the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1). A₀ is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE, CS, and R/C) as shown in Table II. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 3. The specifications for timing are contained in Table IV.




FIGURE 3. Conversion Cycle Timing.

For Immediate Assistance, Contact Your Local Salesperson

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Convert Mode					
t_{DEC}	STS Delay from CE		60	200	ns
t_{CEC}	CE Pulse Width	50	30		ns
t_{SEC}	\overline{CS} to CE Setup	50	20		ns
t_{LSEC}	\overline{CS} Low During CE High	50	20		ns
t_{RHC}	R/\overline{C} to CE Setup	50	0		ns
t_{LHC}	R/\overline{C} Low During CE High	50	20		ns
t_{SAC}	A_0 To CE Setup	0			ns
t_{LAC}	A_0 Valid During CE high	50	20		ns
t_C	Conversion Time, 12 Bit Cycle	9	12	15	μ s
	8 Bit Cycle	6	8	10	μ s
Read Mode					
t_{DD}	Access Time From CE		75	150	ns
t_{HD}	Data Valid After CE Low	25	35		ns
t_{HL}	Output Float Delay		100	150	ns
t_{SSR}	\overline{CS} to CE Setup	50	0		ns
t_{SRH}	R/\overline{C} to CE Setup	0			ns
t_{SAR}	A_0 to CE Setup	50	25		ns
t_{HSR}	\overline{CS} Valid After CE Low		0		ns
t_{HRH}	R/\overline{C} high After CE Low		0		ns
t_{HAR}	A_0 Valid After CE Low		50		ns
t_{HS}	STS delay After Data Valid	100	300	600	ns

NOTE: Specifications are at +25°C and measured at 50% level of transitions.

TABLE IV. Timing Specifications

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_0 changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_0 , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R/\overline{C} high, STATUS low, CE high, and \overline{CS} low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12/\overline{8}$ and A_0 . See Figure 4 and Table IV for timing relationships and specifications.




FIGURE 4. Read Cycle Timing.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

