

November 1990  
Edition 3.0



DATA SHEET

# MB81C4256A-60/-70/-80/-10

## CMOS 1,048,576 BIT FAST PAGE MODE DYNAMIC RAM

### CMOS 256 x 4 Bits Fast Page Mode DRAM

The Fujitsu MB81C4256A is a CMOS, fully decoded dynamic RAM organized as 262,144 words x 4 bits. The MB81C4256A has been designed for mainframe memories, buffer memories, and video image memories requiring high speed and high bandwidth output with low power dissipation.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C4256A high  $\alpha$ -ray soft error immunity. CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

This specification applies to the BC die revision that was developed to realize faster access time. Faster speed versions (70 and 80 ns) are available on this chip.

### Features

Parameter	MB81C4256A -60	MB81C4256A -70	MB81C4256A -80	MB81C4256A -10
RAS Access Time	60 ns max.	70 ns max.	80 ns max.	100 ns max.
Random Cycle Time	130 ns min.	140 ns min.	155 ns min.	180 ns min.
Address Access Time	30 ns max.	35 ns max.	40 ns max.	50 ns max.
CAS Access Time	15 ns max.	20 ns max.	20 ns max.	25 ns max.
Fast Page Mode Cycle Time	45 ns min.	50 ns min.	55 ns min.	65 ns min.
Low Power Dissipation				
• Operating Current	407 mW max.	374 mW max.	341 mW max.	297 mW max.
• Standby Current	11 mW max. (TTL level)/5.5 mW max. (CMOS level)			


- 262,144 words x 4 bits organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Early write or OE controlled write capability
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

### Absolute Maximum Ratings (See Note)


Parameter	Symbol	Value	Unit
Voltage at any pin relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-1 to +7	V
Voltage of $V_{CC}$ supply relative to $V_{SS}$	$V_{CC}$	-1 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	---	50	mA
Storage Temperature	Ceramic	$T_{STG}$	°C
	Plastic		

**Note:** Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**PRELIMINARY**




DIP-20P-M03




DIP-20C-A03



LCC-26P-M04



ZIP-20P-M02



\* FPT-24P-M04 / \*FPT-24P-M05  
\*. Available for 70/80/100ns versions

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


2

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

2

Fig. 1 - MB81C4256A DYNAMIC RAM - BLOCK DIAGRAM




**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A8	$C_{IN1}$	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$	$C_{IN2}$	—	5	pF
Input/Output Capacitance, DQ1 to DQ4	$C_{DQ}$	—	6	pF

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

# PIN ASSIGNMENTS AND DESCRIPTIONS



2

## RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	V <sub>CC</sub>	4.5	5.0	5.5	V	0 °C to +70 °C
		V <sub>SS</sub>	0	0	0		
Input High Voltage, all inputs	1	V <sub>IH</sub>	2.4	—	6.5	V	
Input Low Voltage, all inputs	1	V <sub>IL</sub>	-2.0	—	0.8	V	
Input Low Voltage, DQ(*)	1	V <sub>ILD</sub>	-1.0	—	0.8	V	

\* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

## FUNCTIONAL OPERATION

### ADDRESS INPUTS

Eighteen input bits are required to decode any four of 1,048,576 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  as shown in Figure 1. First, nine row address bits are input on pins A0-through-A8 and latched with the row address strobe ( $\overline{\text{RAS}}$ ) then, nine column address bits are input and latched with the column address strobe ( $\overline{\text{CAS}}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{\text{RAH}}$  (min)+  $t_r$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{\text{WE}}$ . When  $\overline{\text{WE}}$  is active Low, a write cycle is initiated; when  $\overline{\text{WE}}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUT

Input data is written into memory in either of three basic ways—an early write cycle, an  $\overline{\text{OE}}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ1-DQ4) is strobed by  $\overline{\text{CAS}}$  and the setup/hold times are referenced to  $\overline{\text{CAS}}$  because  $\overline{\text{WE}}$  goes Low before  $\overline{\text{CAS}}$ . In a delayed write or a read-modify-write cycle,  $\overline{\text{WE}}$  goes Low after  $\overline{\text{CAS}}$ ; thus, input data is strobed by  $\overline{\text{WE}}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- IRAC** : from the falling edge of  $\overline{\text{RAS}}$  when  $t_{\text{RCD}}$  (max) is satisfied.
- ICAC** : from the falling edge of  $\overline{\text{CAS}}$  when  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD}}$ ,  $t_{\text{RAD}}$  (max).
- tAA** : from column address input when  $t_{\text{RAD}}$  is greater than  $t_{\text{RAD}}$  (max).
- IOEA** : from the falling edge of  $\overline{\text{OE}}$  when  $\overline{\text{OE}}$  is brought Low after  $t_{\text{RAC}}$ ,  $t_{\text{CAC}}$ , or  $t_{\text{AA}}$ .

The data remains valid until either  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

2

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Values			Unit
				Min	Typ	Max	
Output high voltage		$V_{OH}$	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output low voltage		$V_{OL}$	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0V \leq V_{IN} \leq 5.5V$ ; $4.5V \leq V_{CC} \leq 5.5V$ ; $V_{SS} = 0V$ ; All other pins under test = $0V$	-10	—	10	$\mu\text{A}$
Output leakage current		$I_{OL}$	$0V \leq V_{OUT} \leq 5.5V$ ; Data out disabled	-10	—	10	
Operating current (Average Power supply Current)	MB81C4256A-60	$I_{CC1}$	$\overline{RAS}$ & $\overline{CAS}$ cycling; $t_{rc} = \text{min}$	—	—	74	mA
	MB81C4256A-70					68	
	MB81C4256A-80					62	
	MB81C4256A-10					54	
Standby current (Power supply current)	TTL level	$I_{CC2}$	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	—	2.0	mA
	CMOS level		$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2V$			1.0	
Refresh current #1 (Average power sup- ply current)	MB81C4256A-60	$I_{CC3}$	$\overline{CAS} = V_{IH}$ , $\overline{RAS}$ cycling; $t_{rc} = \text{min}$	—	—	74	mA
	MB81C4256A-70					68	
	MB81C4256A-80					62	
	MB81C4256A-10					54	
Fast Page Mode current	MB81C4256A-60	$I_{CC4}$	$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling; $t_{pc} = \text{min}$	—	—	60	mA
	MB81C4256A-70					55	
	MB81C4256A-80					50	
	MB81C4256A-10					43	
Refresh current #2 (Average power sup- ply current)	MB81C4256A-60	$I_{CC5}$	$\overline{RAS}$ cycling; $\overline{CAS}$ -before- $\overline{RAS}$ ; $t_{rc} = \text{min}$	—	—	74	mA
	MB81C4256A-70					68	
	MB81C4256A-80					62	
	MB81C4256A-10					54	

2

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81C4256A-60		MB81C4256A-70		MB81C4256A-80		MB81C4256A-10		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
1	Time Between Refresh		$t_{REF}$	—	8.2	—	8.2	—	8.2	—	8.2	ms
2	Random Read/Write Cycle Time		$t_{RC}$	130	—	140	—	155	—	180	—	ns
3	Read-Modify-Write Cycle Time		$t_{RWC}$	170	—	180	—	205	—	240	—	ns
4	Access Time from $\overline{RAS}$	6,9	$t_{RAC}$	—	60	—	70	—	80	—	100	ns
5	Access Time from $\overline{CAS}$	7,9	$t_{CAC}$	—	15	—	20	—	20	—	25	ns
6	Column Address Access Time	8,9	$t_{AA}$	—	30	—	35	—	40	—	50	ns
7	Output Hold Time		$t_{OH}$	0	—	0	—	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	$t_{OFF}$	—	15	—	15	—	20	—	25	ns
10	Transition Time		$t_T$	2	50	2	50	2	50	2	50	ns
11	$\overline{RAS}$ Precharge Time		$t_{RP}$	60	—	60	—	65	—	70	—	ns
12	$\overline{RAS}$ Pulse Width		$t_{RAS}$	60	100000	70	100000	80	100000	100	100000	ns
13	$\overline{RAS}$ Hold Time		$t_{RSH}$	15	—	20	—	20	—	25	—	ns
14	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		$t_{CRP}$	0	—	0	—	0	—	0	—	ns
15	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	11,12	$t_{RCD}$	20	45	20	50	22	60	25	75	ns
16	$\overline{CAS}$ Pulse Width		$t_{CAS}$	15	—	20	—	20	—	25	—	ns
17	$\overline{CAS}$ Hold Time		$t_{CSH}$	60	—	70	—	80	—	100	—	ns
18	$\overline{CAS}$ Precharge Time (C-B-R cycle)	19	$t_{CPN}$	20	—	20	—	20	—	20	—	ns
19	Row Address Set Up Time		$t_{ASR}$	0	—	0	—	0	—	0	—	ns
20	Row Address Hold Time		$t_{RAH}$	10	—	10	—	12	—	15	—	ns
21	Column Address Set Up Time		$t_{ASC}$	0	—	0	—	0	—	0	—	ns
22	Column Address Hold Time		$t_{CAH}$	12	—	12	—	15	—	15	—	ns
23	$\overline{RAS}$ to Column Address Delay Time	13	$t_{RAD}$	15	30	15	35	17	40	20	50	ns
24	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	30	—	35	—	40	—	50	—	ns
25	Read Command Set Up Time		$t_{RCS}$	0	—	0	—	0	—	0	—	ns
26	Read Command Hold Time Referenced to $\overline{RAS}$	14	$t_{RRH}$	0	—	0	—	0	—	0	—	ns
27	Read Command Hold Time Referenced to $\overline{CAS}$	14	$t_{RCH}$	0	—	0	—	0	—	0	—	ns
28	Write Command Set Up Time	15	$t_{WCS}$	0	—	0	—	0	—	0	—	ns
29	Write Command Hold Time		$t_{WCH}$	10	—	10	—	12	—	15	—	ns
30	$\overline{WE}$ Pulse Width		$t_{WP}$	10	—	10	—	12	—	15	—	ns
31	Write Command to $\overline{RAS}$ Lead Time		$t_{RWL}$	15	—	15	—	20	—	25	—	ns
32	Write Command to $\overline{CAS}$ Lead Time		$t_{CWL}$	12	—	12	—	15	—	20	—	ns
33	DIN set Up Time		$t_{DS}$	0	—	0	—	0	—	0	—	ns
34	DIN Hold Time		$t_{DH}$	10	—	10	—	12	—	15	—	ns

2

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

## AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81C4256A-60		MB81C4256A-70		MB81C4256A-80		MB81C4256A-10		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
35	RAS Precharge time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		$t_{\text{RPC}}$	0	—	0	—	0	—	0	—	ns
36	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before-RAS Refresh		$t_{\text{CSR}}$	0	—	0	—	0	—	0	—	ns
37	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before-RAS Refresh		$t_{\text{CHR}}$	10	—	10	—	12	—	15	—	ns
38	Access Time from $\overline{\text{OE}}$	9	$t_{\text{OEA}}$	—	15	—	20	—	20	—	25	ns
39	Output Buffer Turn Off Delay from $\overline{\text{OE}}$	10	$t_{\text{OEZ}}$	—	15	—	15	—	20	—	25	ns
40	$\overline{\text{OE}}$ to RAS Lead Time for Valid Data		$t_{\text{OEL}}$	10	—	10	—	10	—	10	—	ns
41	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	16	$t_{\text{OEH}}$	0	—	0	—	0	—	0	—	ns
42	$\overline{\text{OE}}$ to Data In Delay Time		$t_{\text{OED}}$	15	—	15	—	20	—	25	—	ns
43	DIN to $\overline{\text{CAS}}$ Delay Time	17	$t_{\text{DZC}}$	0	—	0	—	0	—	0	—	ns
44	DIN to $\overline{\text{OE}}$ Delay Time	17	$t_{\text{DZO}}$	0	—	0	—	0	—	0	—	ns
50	Fast Page Mode Read/Write Cycle Time		$t_{\text{PC}}$	45	—	50	—	55	—	65	—	ns
51	Fast Page Mode Read-Modify-Write Cycle Time		$t_{\text{PRWC}}$	82	—	87	—	100	—	120	—	ns
52	Access Time from $\overline{\text{CAS}}$ Precharge	9,18	$t_{\text{CPA}}$	—	40	—	45	—	50	—	60	ns
53	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		$t_{\text{CP}}$	10	—	10	—	10	—	10	—	ns


### Notes:

- Referenced to VSS
- $I_{\text{CC}}$  depends on the output load conditions and cycle rates; The specified values are obtained with the output open  
 $I_{\text{CC}}$  depends on the number of address change as  $\overline{\text{RAS}} = V_{\text{IL}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$ .  
 $I_{\text{CC}1}$ ,  $I_{\text{CC}2}$  and  $I_{\text{CC}3}$  are specified at three time of address change during  $\overline{\text{RAS}} = V_{\text{IL}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$ .  
 $I_{\text{CC}4}$  is specified at one time of address change during  $\overline{\text{RAS}} = V_{\text{IL}}$  and  $\overline{\text{CAS}} = V_{\text{IH}}$ .
- An Initial pause ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$ ) of 200 $\mu$ s is required after power-up followed by any eight  $\overline{\text{RAS}}$ -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  initialization cycles instead of 8  $\overline{\text{RAS}}$  cycles are required.
- AC characteristics assume  $t_{\text{r}} = 5$ ns
- $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
- Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max),  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will be increased by the amount that  $t_{\text{RCD}}$  exceeds the value shown. Refer to Fig. 2 and 3.
- Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max),  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max). If  $t_{\text{ASC}} \geq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{CAC}}$ .
- If  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max) and  $t_{\text{ASC}} \leq t_{\text{AA}} - t_{\text{CAC}} - t_{\text{T}}$ , access time is  $t_{\text{AA}}$ .
- Measured with a load equivalent to two TTL loads and 100 pF.
- $t_{\text{OFF}}$  and  $t_{\text{OEZ}}$  is specified that output buffer change to high impedance state.
- Operation within the  $t_{\text{RCD}}$  (max) limit ensures that  $t_{\text{RAC}}$  (max) can be met.  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
- $t_{\text{RCD}}$  (min) =  $t_{\text{RAH}}$  (min) +  $2t_{\text{T}} + t_{\text{ASC}}$  (min)
- Operation within the  $t_{\text{RAD}}$  (max) limit ensures that  $t_{\text{RAC}}$  (max) can be met.  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, access time is controlled exclusively by  $t_{\text{CAC}}$  or  $t_{\text{AA}}$ .
- Either  $t_{\text{RAH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
- $t_{\text{WCs}}$  is specified as a reference point only. If  $t_{\text{WCs}} \geq t_{\text{WCs}}$  (min) the data output pin will remain High-Z state through entire cycle.
- Assumes that  $t_{\text{WCs}} < t_{\text{WCs}}$  (min)
- Either  $t_{\text{ZC}}$  or  $t_{\text{ZD}}$  must be satisfied.
- $t_{\text{CPA}}$  is access time from the selection of a new column address (that is caused by changing  $\overline{\text{CAS}}$  from "L" to "H"). Therefore, if  $t_{\text{CP}}$  is shortened,  $t_{\text{CPA}}$  is longer than  $t_{\text{CPA}}$  (max).
- Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

2




### FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input				Address		Input Data		Refresh	Note
	RAS	CAS	WE	OE	Row	Column	Input	Output		
Standby	H	H	X	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	L	Valid	Valid	—	Valid	Yes *	$t_{RCS} \geq t_{RCS}(\text{min})$
Write Cycle (Early Write)	L	L	L	X	Valid	Valid	Valid	High-Z	Yes *	$t_{WCS} \geq t_{WCS}(\text{min})$
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes *	
RAS-only Refresh Cycle	L	H	X	X	Valid	—	—	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	X	X	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{WCSR}(\text{min})$
Hidden Refresh	H→L	L	X	L	—	—	—	Valid	Yes	Previous data is kept.

X: "H" or "L"  
 \*: It is impossible in Fast Page Mode

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

Fig. 4 - READ CYCLE



 "H" or "L"

## DESCRIPTION

To implement a read operation, a valid address is latched in by the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  address strobes and with  $\overline{\text{WE}}$  set to a High level and  $\overline{\text{OE}}$  set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by  $\text{RAS}(t_{\text{RAC}})$ ,  $\text{CAS}(t_{\text{CAC}})$ ,  $\text{OE}(t_{\text{OEA}})$  or column addresses ( $t_{\text{AA}}$ ) under the following conditions:

If  $t_{\text{RCD}} > t_{\text{RCD}}(\text{max})$ , access time =  $t_{\text{CAC}}$ .

If  $t_{\text{RAD}} > t_{\text{RAD}}(\text{max})$ , access time =  $t_{\text{AA}}$ .

If  $\overline{\text{OE}}$  is brought Low after  $t_{\text{RAC}}$ ,  $t_{\text{CAC}}$ , or  $t_{\text{AA}}$  (which ever occurs later), access time =  $t_{\text{OEA}}$ .

However, if either  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  goes High, the output returns to a high-impedance state after  $t_{\text{OH}}$  is satisfied.






MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

2

Fig. 7 - READ-MODIFY-WRITE CYCLE



DESCRIPTION

The read-modify-write cycle is executed by changing  $\overline{WE}$  from High to Low after the data appears on the DQ pins. In the read-modify-write cycle,  $\overline{OE}$  must be changed from Low to High after the memory access time.










MB81C4256A-60  
MB81C4256A-70  
MB81C4256A-80  
MB81C4256A-10

Fig. 12 -  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H" or "L"}$ )




**DESCRIPTION**

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available:  $\overline{\text{RAS}}$ -only refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping  $\overline{\text{RAS}}$  Low and  $\overline{\text{CAS}}$  High throughout the cycle; the row address to be refreshed is latched on the falling edge of  $\overline{\text{RAS}}$ . During  $\overline{\text{RAS}}$ -only refresh,  $DQ$  pin is kept in a high-impedance state.

2

Fig. 13 -  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH (ADDRESSES =  $\overline{\text{WE}} = \overline{\text{OE}} = \text{"H" or "L"}$ )




**DESCRIPTION**

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held Low for the specified setup time ( $t_{CSR}$ ) before  $\overline{\text{RAS}}$  goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation.



Fig. 15 -  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH COUNTER TEST CYCLE



#### DESCRIPTION

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle provides a convenient method to verify the functionality of  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh circuitry. If, after a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle  $\overline{\text{CAS}}$  makes a transition from High to Low while  $\overline{\text{RAS}}$  is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A8 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A8 are defined by latching levels on A0-A8 at the second falling edge of  $\overline{\text{CAS}}$ .

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses (DQ1 to DQ4) at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check, simultaneously write "1" to the same addresses by using  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test (read-modify-write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 (DQ1 to DQ4) memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81C4256A-60		MB81C4256A-70		MB81C4256A-80		MB81C4256A-10		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
90	Access Time from $\overline{\text{CAS}}$	$t_{\text{FCAC}}$	—	40	—	45	—	50	—	60	ns

Note . Assumes that  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle only.


MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

## PACKAGE DIMENSIONS

(Suffix : -P)

20-LEAD PLASTIC DUAL IN-LINE PACKAGE  
 (CASE No.: DIP-20P-M03)



© 1988 FUJITSU LIMITED D20011S-1C

Dimensions in  
 inches (millimeters)

2




MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

**PACKAGE DIMENSIONS** (Continued)

(Suffix : -PJ)

**26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26)  
 (CASE No.: LCC-26P-M04)**



NOTE. 1 \* This dimension includes resin protrusion (Each side  $006(0.15)$  MAX)  
 2 Although this package has 20 leads only, its pin positions are the same as that of 26-lead package  
 3 Dimensions in inches (millimeters)

© 1990 FUJITSU LIMITED C26054S-1C


2

MB81C4256A-60  
MB81C4256A-70  
MB81C4256A-80  
MB81C4256A-10

# PACKAGE DIMENSIONS (Continued)

(Suffix : -PSZ)

20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE  
(CASE No.: ZIP-20P-M02)



© 1989 FUJITSU LIMITED Z20002S-4C

Dimensions in  
inches (millimeters)


MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

T-46-23-17

**PACKAGE DIMENSIONS** (Continued)

(Suffix: - PFTN )

**24-LEAD PLASTIC FLAT PACKAGE**  
 (CASE No.: FPT-24P-M04)



© 1990 FUJITSU LIMITED F24020S-2C

Dimensions in inches (millimeters)

2

MB81C4256A-60  
 MB81C4256A-70  
 MB81C4256A-80  
 MB81C4256A-10

**PACKAGE DIMENSIONS** (Continued)

(Suffix: - PFTR)

