

**1 M-WORD BY 32-BIT DYNAMIC RAM MODULE
HYPER PAGE MODE (EDO)**

Description

The MC-421000F32 is a 1,048,576 words by 32 bits dynamic RAM module on which 2 pieces of 16 M DRAM: μ PD4218165 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- Hyper page mode (EDO)
- 1,048,576 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-421000F32-60	60 ns	104 ns	25 ns	1,760 mW	11 mW (CMOS level input)
MC-421000F32-70	70 ns	124 ns	30 ns	1,650 mW	

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V \pm 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)


Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-421000F32BA-60	60 ns	72-pin Single In-line Memory Module (Socket Type)	2 pieces of μ PD4218165LE (400 mil SOJ) [Single side]
MC-421000F32BA-70	70 ns	Edge connector: Solder coating (HAL)	
MC-421000F32FA-60	60 ns	72-pin Single In-line Memory Module (Socket Type)	
MC-421000F32FA-70	70 ns	Edge connector: Gold plating	

The information in this document is subject to change without notice.

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- CAS0 - CAS3 : Column Address Strobe
- RAS0, RAS2 : Row Address Strobe
- WE : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time	
		60 ns	70 ns
PD0	67	GND	GND
PD1	68	GND	GND
PD2	69	NC	GND
PD3	70	NC	NC

Block Diagram

Remark D0, D1: μ PD4218165



Electrical Specifications

- All voltages are referenced to GND.
- After power up ($V_{CC} \geq V_{CC(MIN.)}$), wait more than 100 μs (\overline{RAS} , \overline{CAS} inactive) and then, execute eight \overline{CAS} before \overline{RAS} or \overline{RAS} only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_I		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		2	W
Operating ambient temperature	T_A		0 to +70	$^{\circ}C$
Storage temperature	T_{stg}		-55 to +125	$^{\circ}C$

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Operating ambient temperature	T_A		0		70	$^{\circ}C$

Capacitance ($T_A = 25^{\circ}C$, $f = 1$ MHz)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	A0 - A9			30	pF
	C_{I2}	\overline{WE}			34	
	C_{I3}	$\overline{RAS0}$, $\overline{RAS2}$			22	
	C_{I4}	$\overline{CAS0}$ - $\overline{CAS3}$			22	
Data input/output capacitance	$C_{I/O}$	I/O0 - I/O31			20	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test Condition	MIN.	MAX.	Unit	Notes
Operating current	I _{CC1}	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	320	mA	1, 2, 3
			$t_{\text{RAC}} = 70 \text{ ns}$	300		
Standby current	I _{CC2}	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}, I_{\text{O}} = 0 \text{ mA}$		4.0	mA	
		$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_{\text{O}} = 0 \text{ mA}$		2.0		
$\overline{\text{RAS}}$ only refresh current	I _{CC3}	$\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$ $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	320	mA	1, 2, 3, 4
			$t_{\text{RAC}} = 70 \text{ ns}$	300		
Operating current (Hyper page mode (EDO))	I _{CC4}	$\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX})}, \overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC}(\text{MIN})}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	220	mA	1, 2, 5
			$t_{\text{RAC}} = 70 \text{ ns}$	200		
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current	I _{CC5}	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC}(\text{MIN})}, I_{\text{O}} = 0 \text{ mA}$	$t_{\text{RAC}} = 60 \text{ ns}$	320	mA	1, 2
			$t_{\text{RAC}} = 70 \text{ ns}$	300		
Input leakage current	I _{I(L)}	V _I = 0 to 5.5 V All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	I _{O(L)}	V _O = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	V _{OH}	I _O = -2.5 mA	2.4		V	
Low level output voltage	V _{OL}	I _O = +2.1 mA		0.4	V	

- Notes 1.** I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL}(\text{MAX})}$ and $\overline{\text{CAS}} \geq V_{\text{IH}(\text{MIN})}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write Cycle

Parameter	Symbol	t _{TRAC} = 60 ns		t _{TRAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t _{RC}	104	–	124	–	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	40	–	50	–	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CPN}	10	–	10	–	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	60	10,000	70	10,000	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	10	10,000	12	10,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	10	–	12	–	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	40	–	50	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCd}	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	5	–	5	–	ns	2
Row Address Setup Time	t _{ASR}	0	–	0	–	ns	
Row Address Hold Time	t _{RAH}	10	–	10	–	ns	
Column Address Setup Time	t _{ASC}	0	–	0	–	ns	
Column Address Hold Time	t _{CAH}	10	–	12	–	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t _{CLZ}	0	–	0	–	ns	
Transition Time (Rise and Fall)	t _r	1	50	1	50	ns	
Refresh Time	t _{REF}	–	16	–	16	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from \overline{RAS}
$t_{RAD} \leq t_{RAD(MAX)}$ and $t_{RCD} \leq t_{RCD(MAX)}$	$t_{RAC(MAX)}$	$t_{RAC(MAX)}$
$t_{RAD} > t_{RAD(MAX)}$ and $t_{RCD} \leq t_{RCD(MAX)}$	$t_{AA(MAX)}$	$t_{RAD} + t_{AA(MAX)}$
$t_{RCD} > t_{RCD(MAX)}$	$t_{CAC(MAX)}$	$t_{RCD} + t_{CAC(MAX)}$

$t_{RAD(MAX)}$ and $t_{RCD(MAX)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD(MAX)}$ and $t_{RCD} \geq t_{RCD(MAX)}$ will not cause any operation problems.

2. $t_{CRP(MIN)}$ requirement is applied to \overline{RAS} , \overline{CAS} cycles.

Read Cycle

Parameter	Symbol	$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from \overline{RAS}	t_{RAC}	-	60	-	70	ns	1
Access Time from \overline{CAS}	t_{CAC}	-	15	-	18	ns	1
Access Time from Column Address	t_{AA}	-	30	-	35	ns	1
Column Address Lead Time Referenced to \overline{RAS}	t_{RAL}	30	-	35	-	ns	
Read Command Setup Time	t_{RCS}	0	-	0	-	ns	
Read Command Hold Time Referenced to \overline{RAS}	t_{RRH}	0	-	0	-	ns	2
Read Command Hold Time Referenced to \overline{CAS}	t_{RCH}	0	-	0	-	ns	2

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from \overline{RAS}
$t_{RAD} \leq t_{RAD(MAX)}$ and $t_{RCD} \leq t_{RCD(MAX)}$	$t_{RAC(MAX)}$	$t_{RAC(MAX)}$
$t_{RAD} > t_{RAD(MAX)}$ and $t_{RCD} \leq t_{RCD(MAX)}$	$t_{AA(MAX)}$	$t_{RAD} + t_{AA(MAX)}$
$t_{RCD} > t_{RCD(MAX)}$	$t_{CAC(MAX)}$	$t_{RCD} + t_{CAC(MAX)}$

$t_{RAD(MAX)}$ and $t_{RCD(MAX)}$ are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD(MAX)}$ and $t_{RCD} \geq t_{RCD(MAX)}$ will not cause any operation problems.

2. Either $t_{RCH(MIN)}$ or $t_{RRH(MIN)}$ should be met in read cycles.

Write Cycle

Parameter	Symbol	$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
\overline{WE} Hold Time Referenced to \overline{CAS}	t_{WCH}	10	-	10	-	ns	1
\overline{WE} Setup Time	t_{WCS}	0	-	0	-	ns	2
Data-in Setup Time	t_{DS}	0	-	0	-	ns	3
Data-in Hold Time	t_{DH}	10	-	10	-	ns	3

Notes 1. In early write cycles, $t_{WCH(MIN)}$ should be met.

2. If $t_{WCS} \geq t_{WCS(MIN)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

3. $t_{DS(MIN)}$ and $t_{DH(MIN)}$ are referenced to the \overline{CAS} falling edge in early write cycles.

Hyper Page Mode (EDO)

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t _{HPC}	25	–	30	–	ns	1
$\overline{\text{RAS}}$ Pulse Width	t _{RASP}	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{HCAS}	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	–	10	–	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	–	35	–	40	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	35	–	40	–	ns	
Data Output Hold Time	t _{DHC}	5	–	5	–	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t _{WEZ}	0	13	0	15	ns	2, 3
$\overline{\text{WE}}$ Pulse Width	t _{WPZ}	10	–	10	–	ns	3
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t _{OFR}	0	13	0	15	ns	2, 3
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t _{OFC}	0	13	0	15	ns	2, 3

Notes 1. t_{HPC(MIN.)} is applied to $\overline{\text{CAS}}$ access.

2. t_{OFC(MAX.)}, t_{OFR(MAX.)} and t_{WEZ(MAX.)} define the time when the output achieves the conditions of Hi-Z and is not referenced to V_{OH} or V_{OL}.
3. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ as follows. The effective specification depends on state of each signal.
 - (1) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive (at the end of the read cycle)
 - $\overline{\text{WE}}$: inactive
 - t_{OFC} is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 - t_{OFR} is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 - $\overline{\text{WE}}$: active and either t_{RRH} or t_{RCH} must be met t_{WEZ} and t_{WPZ} are effective.

Refresh Cycle



Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t _{CSA}	5	–	5	–	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	10	–	10	–	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t _{RPC}	5	–	5	–	ns	
$\overline{\text{WE}}$ Hold Time	t _{WHR}	15	–	15	–	ns	

Timing Chart

Please refer to Timing Chart 7, page 445.

Package Drawing

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	5.08 MAX.	0.200 MAX.
P	R1.57	R0.082
S	φ3.18	φ0.125
T	1.27 ^{+0.1} _{-0.08}	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.
Y	3.17 MIN.	0.124 MIN.

M72B-50A46