

## OPERATIONAL DESCRIPTION

### MAXIMUM GUARANTEED RATINGS\*

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55° to +150°C
Lead Temperature Range (soldering, 10 seconds)	+325°C
Positive Voltage on any pin, with respect to Ground	$V_{IO} + 0.3V$
Negative Voltage on any pin, with respect to Ground	-0.3V
Maximum $V_{IO}$	+7V
Maximum $V_{CC}$	$V_{IO}$

\*Stresses above those listed above could cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other condition above those indicated in the operation sections of this specification is not implied.

Note: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.

DC ELECTRICAL CHARACTERISTICS ( $T_A = 0^\circ C - 70^\circ C$ ,  $V_{CC} = +3.3 V \pm 10\%$ )

NOTE: NUMBERS APPEARING IN BOLD AND IN PARENTHESES REPRESENT THE VALUES FOR 5 VOLT OPERATION

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
<b>I Type Input Buffer</b>						
Low Input Level	$V_{ILI}$			0.8	V	TTL Levels
High Input Level	$V_{IHI}$	2.0			V	
<b>IS Type Input Buffer</b>						
Low Input Level	$V_{ILIS}$			0.8	V	Schmitt Trigger
High Input Level	$V_{IHIS}$	2.2			V	Schmitt Trigger
Schmitt Trigger Hysteresis	$V_{HYS}$		250		mV	
<b>I<sub>CLK</sub> Input Buffer</b>						
Low Input Level	$V_{ILCK}$			0.4	V	
High Input Level	$V_{IHCK}$	2.2 <b>(3.0)</b>			V	

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
<b>Input Leakage</b> (All I and IS buffers except PWRGD)						
Low Input Leakage	$I_{IL}$	-10		+ 10	$\mu A$	$V_{IN} = 0$
High Input Leakage	$I_{IH}$	-10		+ 10	$\mu A$	$V_{IN} = V_{IO}$
<b>Input Current</b> PWRGD	$I_{OH}$		75	150	$\mu A$	$V_{IN} = 0$
<b>I/O12 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.5	V	$I_{OL} = 12 \text{ mA (24 mA)}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -6 \text{ mA (-12mA)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu A$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$
<b>O12 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.5	V	$I_{OL} = 12 \text{ mA (24 mA)}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -6 \text{ mA (-12 mA)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu A$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$
<b>OP12 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.5	V	$I_{OL} = 12 \text{ mA (24 mA)}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -2 \text{ mA (-4 mA)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu A$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$
<b>OD20 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.5	V	$I_{OL} = 20 \text{ mA (48 mA)}$
Output Leakage	$I_{OH}$	-10		+ 10	$\mu A$	$V_{OH} = 0 \text{ to } V_{IO} \text{ (Note 2)}$
<b>O2 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 2 \text{ mA (4mA)}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -1 \text{ mA (-1 mA)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu A$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
<b>O4 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 4 \text{ mA (8mA)}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -2 \text{ mA (-4 mA)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$
<b>OD12 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.5	V	$I_{OL} = 12 \text{ mA (24 mA)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$
<b>OD12P Type Buffer</b>						
Low Output Level	$V_{OL}$			0.5	V	$I_{OL} = 12 \text{ mA (24 mA)}$
High Output Level	$V_{OH}$	2.4			V	$I_{OH} = -30 \mu\text{A (-30 } \mu\text{A)}$
Output Leakage	$I_{OL}$	-10		+ 10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{IO} \text{ (Note 1)}$
Supply Current Active	$I_{CC}$			15 (40)	mA	All outputs open.
Supply Current Standby	$I_{CSBY}$			100 (500)	$\mu\text{A}$	Note 3
ChiProtect (SLCT, PE, BUSY, nACK, nERROR)	$I_{IL}$			$\pm 10$	$\mu\text{A}$	Chip in circuit: $V_{CC} = 0\text{V}$ $V_{IN} = 6\text{V Max.}$

Note 1: All output leakages are measured with the current pins in high impedance as defined by the PWRGD pin.

Note 2: Output leakage is measured with the low driving output off, either for a high level output or a high impedance state defined by PWRGD.

Note 3: Defined by the device configuration with the PWRGD input low.

CAPACITANCE  $T_A = 25^\circ\text{C}$ ;  $f_c = 1\text{MHz}$ ;  $V_{CC} = 3.3\text{V}$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITION
		MIN	TYP	MAX		
Clock Input Capacitance	$C_{IN}$			20	pF	All pins except pin under test tied to AC ground
Input Capacitance	$C_{IN}$			10	pF	
Output Capacitance	$C_{OUT}$			20	pF	