

# Chapter 9

## ELECTRICAL CHARACTERISTICS (provisional)

### Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage	$V_{CC}$	-0.3 to +7.0	V
Input voltage	$V_{IN}$	-0.3 to $V_{CC} + 0.3$	V
Operating temperature	$T_A$	0 to +70	°C
Storage temperature	$T_{STB}$	-55 to +150	°C
Power dissipation	$P_D$	3.0	W

### Recommended Operating Conditions

Parameter	Symbol	Condition			Unit	
Power supply voltage	$V_{CC}$	4.75	5.0	5.25	V	
Input voltage high	CLK	$V_{IH1}$	$2.8 + V_{CC}$	—	$V_{CC} + .3$	V
Input voltage low			-0.3	—	$.2 + V_{CC}$	V
Input voltage high	Other than CLK	$V_{IH2}$	2.2	—	$V_{CC} + .3$	V
Input voltage low			$V_{IL2}$	-0.3	—	.8
Operating Temperature	$T_A$	0	+25	+70	°C	

## DC Characteristics

Parameter	Symbol	Pin	Measurement Condition	Standard Value		Unit
				Min.	Max.	
Input Voltage High	$V_{IH1}$	CLK		$.8 + V_{CC}$	$V_{CC} + .3$	v
Input Voltage Low	$V_{IL1}$			$-.3$	$.2 + V_{CC}$	v
Input Voltage High	$V_{IH2}$	No CLK		2.2	$V_{CC} + .3$	v
Input Voltage Low	$V_{IL2}$			$-.3$	.8	v
Output Voltage High	$V_{OH}$	Other than DONE, IRQ, and XIRQ	$I_{OH} = -400$ mA	2.4	—	V
Output Voltage Low	$V_{OL}$	DONE, IRQ, and XIRQ	$I_{OL} = -3.2$ mA	—	.5	V
Input Leakage Circuit	$I_{IL}$		$V_I = 0$ to $V_{CC}$	-10	10	$\mu$ A
3-state (off) Output Leakage Circuit	$I_{IL1}$		$V_I = 0$ to $V_{CC}$	-10	10	$\mu$ A
Open Drain (off) Output Leakage Circuit	$I_{IL2}$	DONE, IRQ, and XIRQ	$V_I = 0$ to $V_{CC}$	-10	10	$\mu$ A
Input Capacitance	$C_i$		$f = 1$ MHz	—	20	Pf
Output Capacitance	$C_o$		$f = 1$ MHz	—	20	Pf
I/O Capacitance	$C_{I/O}$		$f = 1$ MHz	—	20	Pf
Power Dissipation	$P_d$		$f = 20$ MHz, No load operating frequency	—	1.2	W

### AC Characteristics

( $V_{CC} = 5\text{ V} + 5\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_A = 0\text{ to }70\text{ C}$ )

No.	Parameter	Symbol	20 MHz		25 MHz		33 MHz		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
1	Clock Cycle Time	$t_c$	50	250	40	250	30	250	ns	Figure 9-4
2	Clock High-level Time	$t_w(\text{CH})$	20	—	17	—	12.5	—	ns	
3	Clock Low-level Time	$t_w(\text{CL})$	20	—	17	—	12.5	—	ns	
4	Clock Rise Time	$t_r(\text{C})$	—	5	—	4	—	3	ns	
5	Clock Fall Time	$t_f(\text{C})$	—	5	—	4	—	3	ns	
6	BAT, A0-29, BC, BLOCK Delay Time	$t_d(\text{CH-A})$	—	30	—	25	—	20	ns	Figure 9-5
7	BAT, A0-29, BC, BLOCK Holds Time	$t_h(\text{CH-A})$	0	—	0	—	0	—	ns	
8	BAT, A0-29, BC, BLOCK Float Delay Time (Bus Master)	$t_d(\text{CH-AZ})\text{ M}$	—	25	—	23	—	20	ns	
9	Read Data Setup Time (Bus Master)	$t_{su}(\text{RD-CL})\text{ m}$	7	—	6	—	5	—	ns	
10	Read Data Hold Time (Bus Master)	$t_h(\text{CL-RD})\text{ m}$	13	—	12	—	10	—	ns	
11	Read Data Hold Time for $\overline{\text{DS}}$ Negation	$t_h(\text{DS-RD})\text{ M}$	0	—	0	—	0	—	ns	
12	Write Data Delay Time (Bus Master)	$t_d(\text{CH-WD})\text{ M}$	—	30	—	27	—	22	ns	
13	Write Data Hold Time (Bus Master)	$t_h(\text{CH-WD})\text{ M}$	0	—	0	—	0	—	ns	
14	Write Data Float Delay Time	$t_d(\text{CH-WDZ})\text{ M}$	—	25	—	23	—	20	ns	
15	$\overline{\text{CSTR}}$ Delay Time	$t_d(\text{CH-CST})$	—	30	—	25	—	20	ns	
16	$\overline{\text{AS}}$ Delay Time	$t_d(\text{CL-AS})$	—	30	—	25	—	20	ns	
17	$\overline{\text{DS}}$ Delay Time	$t_d(\text{C-DS})$	—	30	—	25	—	20	ns	
18	R/W Delay Time (Bus Master)	$t_d(\text{CH-RW})\text{ M}$	—	30	—	25	—	20	ns	
19	R/W Hold Time (Bus Master)	$t_h(\text{CH-RW})\text{ M}$	0	—	0	—	0	—	ns	
20	DBEN Delay Time (Bus Master)	$t_d(\text{CH-DE})\text{ M}$	—	30	—	27	—	22	ns	
21	DIN Delay Time (Bus Master)	$t_d(\text{CL-DI})\text{ M}$	—	30	—	27	—	22	ns	
22	$\overline{\text{DC}}$ and $\overline{\text{JORDY}}$ Setup Time	$t_{su}(\text{DC-CH})$	7	—	6	—	5	—	ns	
23	$\overline{\text{DC}}$ and $\overline{\text{JORDY}}$ Hold Time for $\overline{\text{DS}}$ Negation	$t_h(\text{DC-DC})$	0	—	0	—	0	—	ns	
24	ACK Delay Time	$t_d(\text{C-AK})$	—	30	—	25	—	20	ns	
25	DONE Delay Time (Output)	$t_d(\text{CH-DO})\text{ O}$	—	30	—	25	—	20	ns	
26	DONE Float Delay Time (Output)	$t_d(\text{CH-DOZ})\text{ O}$	—	25	—	23	—	20	ns	
27	DONE Setup Time (Input)	$t_{su}(\text{DO-CH})\text{ I}$	7	—	6	—	5	—	ns	
28	DONE Hold Time for $\overline{\text{DS}}$ Negation	$t_h(\text{DS-DO})\text{ I}$	0	—	0	—	0	—	ns	
29	DONE Setup Time for $\overline{\text{DC}}$ Negation	$t_{su}(\text{DO-DC})\text{ I}$	10	—	9	—	8	—	ns	
30	BERR and RERUN Setup Time	$t_{su}(\text{BR-CL})$	20	—	18	—	15	—	ns	
31	BERR and RERUN Hold Time	$t_h(\text{CL-BE})$	13	—	12	—	10	—	ns	
32	HREQ Delay Time	$t_d(\text{CL-HR})$	—	30	—	25	—	20	ns	
33	HACK Setup Time	$t_{su}(\text{HA-CL})$	7	—	6	—	5	—	ns	
34	ABEN, AIN, DBEN, DIN Valid Delay Time (Bus Master)	$t_d(\text{CH-AEV})\text{ M}$	—	30	—	27	—	22	ns	

Continued on next page

## AC Characteristics (Continued)

 $(V_{CC} = 5\text{ V} \pm 5\%, V_{SS} = 0\text{ V}, T_A = 0\text{ to }70\text{ C})$ 

No.	Parameter	Symbol	20 MHz		25 MHz		33 MHz		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
35	AS, DS, R/W Valid Delay Time (Bus Master)	$t_{d(CL-AEZ)M}$	–	25	–	23	–	20	ns	Figure 9-6
36	ABEN, AIN, DBEN, DIN Float Delay Time (Bus Master)	$t_{d(CH-ASV)M}$	–	30	–	25	–	20	ns	
37	AS, DS, R/W Float Delay Time (Bus Master)	$t_{d(CH-ASZ)M}$	–	25	–	23	–	20	ns	
38	REQ Setup Time (Burst Mode)	$t_{su(CL-RQ)B}$	7	–	6	–	5	–	ns	Figure 9-7
39	CS, IACK Setup Time	$t_{su}(CS-CL)$	7	–	6	–	5	–	ns	
40	ABEN, AIN, DBEN, DIN Valid Delay Time (Bus Slave)	$t_{d}(CH-AEV)S$	–	30	–	27	–	22	ns	
41	ABEN, AIN, DBEN, DIN Float Delay Time (Bus Slave)	$t_{d}(CH-AEZ)S$	–	25	–	23	–	20	ns	
42	ABEN Delay Time (Bus Slave)	$t_{d}(CH-AE)S$	–	30	–	27	–	22	ns	
43	AIN Delay Time (Bus Slave)	$t_{d}(CL-AI)S$	–	30	–	27	–	22	ns	
44	DBEN Delay Time (Bus Slave)	$t_{d}(CH-DE)S$	–	30	–	30	30	30	ns	
45	DBEN Delay Time for CS, IACK Negation	$t_{d}(CS-DE)$	–	35	–	27	–	22	ns	
46	Read Data Delay Time (Bus Slave)	$t_{d}(CH-RD)S$	–	30	–	27	–	22	ns	
47	Data Float Delay Time for CS, IACK Negation	$t_{d}(CS-RDZ)S$	–	30	–	28	–	25	ns	
48	DC Delay Time	$t_{d}(CH-DC)$	–	30	–	25	–	20	ns	
49	DC Delay Time for CS, IACK Negation	$t_{d}(CH-DC)$	–	35	–	32	–	27	ns	
50	DC High-level Width	$t_w(DCH)$	0	–	0	–	0	–	ns	
51	A23 to A29, BC Setup Time	$t_{su}(AD-CH)S$	7	–	6	–	5	–	ns	
52	R/W Setup Time	$t_{su}(RW-CL)S$	7	–	6	–	5	–	ns	
53	DIN Delay Time (Slave Bus)	$t_{d}(CL-DI)S$	–	30	–	27	–	22	ns	Figure 9-8
54	Write Data Setup Time (Bus Slave)	$t_{su}(WD-CL)S$	7	–	6	–	5	–	ns	
55	Write Data Hold Time (Bus Slave)	$t_h(CL-WD)S$	13	–	12	–	10	–	ns	Figure 9-9
56	DHREQ Setup Time	$t_{su}(DR-CL)$	7	–	6	–	5	–	ns	
57	DHACK Delay Time	$t_d(CL-DA)$	–	30	–	25	–	20	ns	Figure 9-10
58	PCL Delay Time (Output)	$t_d(CH-PC)O$	–	30	–	25	–	20	ns	
59	PCL Setup Time (Input)	$t_{su}(PC-CL)I$	7	–	6	–	5	–	ns	
60	IRQ Delay Time (Input)	$t_d(CL-IR)$	–	30	–	27	–	22	ns	Figure 9-11
61	IRQ Float Delay Time	$t_d(CL-IRZ)$	–	25	–	23	–	22	ns	
62	REQ Setup Time (Cycle Steal Mode)	$t_{su}(CL-RQ)$	7	–	6	–	5	–	ns	Figure 9-11
63	REQ Pulse Width (Cycle Steal Mode)	$t_w(RQ)C$	50	–	40	–	30	–	ns	
64	REQ Valid Time for ACK Assert (Cycle Steal Mode)	$t_v(AK-RQ)C$	0	–	0	–	0	–	ns	




Figure 9-1. Measuring Conditions




Figure 9-2. Test Load Circuit (all output pins)




Figure 9-3. Example of Output Delay Load Capacitance for CLK Input (excluding output float delay for CLK Input)




Figure 9-4. Measuring Conditions




Figure 9-5. Read/Write Cycle




Figure 9-6. Bus Arbitration




Figure 9-7. Slave Read Cycle




Figure 9-8. Slave Write Cycle




Figure 9-9. Halt Operation




Figure 9-10. PCL and IRQ




Figure 9-11. REQ # (Cycle Steal Mode)




Figure 9-12. Block Transfer

