

Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver

MPC993
See Upgrade Product – MPC9993



3

The MPC993 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other three pairs generate 2x, phase aligned clock outputs. External PLL feedback is used to also provide zero delay buffer performance.

- Fully Integrated PLL
- Intelligent Dynamic Clock Switch
- LVPECL Clock Outputs
- LVCMOS Control/Status I/O
- 3.3V Operation
- 32-Lead LQFP Packaging
- ±50ps Cycle-Cycle Jitter

The MPC993 Intelligent Dynamic Clock Switch (IDCS) circuit continuously monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or LOW for at least 1 period), the INP_BAD for that CLK will be latched (H). If that CLK is the primary clock, the IDCS will switch to the good secondary clock and phase/frequency alignment will occur with minimal output phase disturbance. The typical phase bump caused by a failed clock is eliminated. (See Application Information section).




Figure 1. Block Diagram

3.3V PECL AC Characteristics ($T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3\text{V} \pm 5\%$) (Note 6.)

Symbol	Parameter	Min	Typ	Max	Unit
f_{VCO}	PLL VCO Lock Range (Note 5.)	200		360	MHz
t_{pwi}		25		75	%
t_{pd}	Propagation Delay (Note 1.) CLKn to Q (Bypass) CLKn to Ext_FB (Locked (Note 2.))	1.7 -150	2.3 0	2.8 170	ns ps
t_r/t_f	Output Rise/Fall Time	200		800	ps
t_{skew}	Output Skew Within Bank All Outputs			70 100	ps
Δ_{pe}	Maximum Phase Error Deviation			TBD (Note 3.) TBD (Note 4.)	ps
$\Delta_{per/cycle}$	Rate of Change of Periods 75MHz Output (Note 1., 3.) 150MHz Output (Note 1., 3.) 75MHz Output (Note 1., 4.) 150MHz Output (Note 1., 4.)		20 10 200 100	50 25 400 200	ps/ cycle
t_{pw}	Output Duty Cycle	45		55	%
t_{jitter}	Cycle-to-Cycle Jitter, Standard Deviation (RMS) (Note 1.)			20	ps
t_{lock}	Maximum PLL Lock Time			10	ms

1. Guaranteed, not production tested.
2. Static phase offset between the selected reference clock and the feedback signal.
3. Specification holds for a clock switch between two signals no greater than 400ps out of phase. Delta period change per cycle is averaged over the clock switch excursion. (See Applications Information section on page 361 for more detail)
4. Specification holds for a clock switch between two signals no greater than $\pm\pi$ out of phase. Delta period change per cycle is averaged over the clock switch excursion.
5. The PLL will be unstable using a $\div 2$ output as the feedback. Either one of the $\div 4$ outputs (Qa0 or Qa1) should be used as the feedback signal.
6. PECL output termination is 50 ohms to $V_{CC} - 2.0\text{V}$.

PIN DESCRIPTIONS

Pin Name	I/O	Pin Definition
CLK0, $\overline{\text{CLK0}}$ CLK1, $\overline{\text{CLK1}}$	LVPECL Input LVPECL Input	Differential PLL clock reference (CLK0 pulldown, $\overline{\text{CLK0}}$ pullup) Differential PLL clock reference (CLK1 pulldown, $\overline{\text{CLK1}}$ pullup)
Ext_FB, $\overline{\text{Ext_FB}}$	LVPECL Input	Differential PLL feedback clock (Ext_FB pulldown, $\overline{\text{Ext_FB}}$ pullup)
Qa0:1, $\overline{\text{Qa0:1}}$	LVPECL Output	Differential 1x output pairs
Qb0:2, $\overline{\text{Qb0:2}}$	LVPECL Output	Differential 2x output pairs
Inp0bad	LVC MOS Output	Indicates detection of a bad input reference clock 0 with respect to the feedback signal. The output is active HIGH and will remain HIGH until the alarm reset is asserted
Inp1bad	LVC MOS Output	Indicates detection of a bad input reference clock 1 with respect to the feedback signal. The output is active HIGH and will remain HIGH until the alarm reset is asserted
Clk_Selected	LVC MOS Output	'0' if clock 0 is selected, '1' if clock 1 is selected
$\overline{\text{Alarm_Reset}}$	LVC MOS Input	'0' will reset the input bad flags and align Clk_Selected with Sel_Clk. The input is "one-shotted" (50k Ω pullup)
Sel_Clk	LVC MOS Input	'0' selects CLK0, '1' selects CLK1 (50k Ω pulldown)
Manual_Override	LVC MOS Input	'1' disables internal clock switch circuitry (50k Ω pulldown)
PLL_En	LVC MOS Input	'0' bypasses selected input reference around the phase-locked loop (50k Ω pullup)
$\overline{\text{MR}}$	LVC MOS Input	'0' resets the internal dividers forcing Q outputs LOW. Asynchronous to the clock (50k Ω pullup)
VCCA	Power Supply	PLL power supply
VCC	Power Supply	Digital power supply
GND A	Power Supply	PLL ground
GND	Power Supply	Digital ground

Applications Information

The MPC993 is a dual clock PLL with on-chip Intelligent Dynamic Clock Switch (IDCS) circuitry.

Definitions

primary clock: The input CLK selected by Sel_Clk.

secondary clock: The input CLK NOT selected by Sel_Clk.

PLL reference signal: The CLK selected as the PLL reference signal by Sel_Clk or IDCS. (IDCS can override Sel_Clk).

Status Functions

Clk_Selected: Clk_Selected (L) indicates CLK0 is selected as the PLL reference signal. Clk_Selected (H) indicates CLK1 is selected as the PLL reference signal.

INP_BAD: Latched (H) when it's CLK is stuck (H) or (L) for at least one Ext_FB period (Pos to Pos or Neg to Neg). Cleared (L) on assertion of Alarm_Reset.

Control Functions

Sel_Clk: Sel_Clk (L) selects CLK0 as the primary clock. Sel_Clk (H) selects CLK1 as the primary clock.

Alarm_Reset: Asserted by a negative edge. Generates a one-shot reset pulse that clears INPUT_BAD latches and Clk_Selected latch.

PLL_En: While (L), the PLL reference signal is substituted for the VCO output.

MR: While (L), internal dividers are held in reset which holds all Q outputs LOW.

Man Override (H)

(IDCS is disabled, PLL functions normally). PLL reference signal (as indicated by Clk_Selected) will always be the CLK selected by Sel_Clk. The status function INP_BAD is active in Man Override (H) and (L).

Man Override (L)

(IDCS is enabled, PLL functions enhanced). The first CLK to fail will latch it's INP_BAD (H) status flag and select the other input as the Clk_Selected for the PLL reference clock. Once latched, the Clk_Selected and INP_BAD remain latched until assertion of Alarm_Reset which clears all latches (INP_BADs are cleared and Clk_Selected = Sel_Clk). NOTE: If both CLKs are bad when Alarm_Reset is asserted, both INP_BADs will be

latched (H) after one Ext_FB period and Clk_Selected will be latched (L) indicating CLK0 is the PLL reference signal. While neither INP_BAD is latched (H), the Clk_Selected can be freely changed with Sel_Clk. Whenever a CLK switch occurs, (manually or by IDCS), following the next negative edge of the newly selected PLL reference signal, the next positive edge pair of Ext_FB and the newly selected PLL reference signal will slew to alignment.

To calculate the overall uncertainty between the input CLKs and the outputs from multiple MPC993's, the following procedure should be used. Assuming that the input CLKs to all MPC993's are exactly in phase, the total uncertainty will be the sum of the static phase offset, max I/O jitter, and output to output skew.

During a dynamic switch, the output phase between two devices may be increased for a short period of time. If the two input CLKs are 400ps out of phase, a dynamic switch of an MPC993 will result in an instantaneous phase change of 400ps to the PLL reference signal without a corresponding change in the output phase (due to the limited response of the PLL). As a result, the I/O phase of a device, undergoing this switch, will initially be 400ps and diminish as the PLL slews to its new phase alignment. This transient timing issue should be considered when analyzing the overall skew budget of a system.

Hot insertion and withdrawal

In PECL applications, a powered up driver will experience a low impedance path through an MPC993 input to its powered down VCC pins. In this case, a 100 ohm series resistance should be used in front of the input pins to limit the driver current. The resistor will have minimal impact on the rise and fall times of the input signals.

Acquiring Frequency Lock

1. While the MPC993 is receiving a valid CLK signal, assert Man_Override HIGH.
2. The PLL will phase and frequency lock within the specified lock time.
3. Apply a HIGH to LOW transition to Alarm_Reset to reset Input Bad flags.
4. De-assert Man_Override LOW to enable Intelligent Dynamic Clock Switch mode.