

**SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175,
SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

DECEMBER 1972—REVISED MARCH 1988

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS

'175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:
 Buffer/Storage Registers
 Shift Registers
 Pattern Generators

description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

FUNCTION TABLE
(EACH FLIP-FLOP)

INPUTS		OUTPUTS	
CLEAR	CLOCK	D	Q
L	X	X	L H
H	↑	H	H L
H	↑	L	L H
H	L	X	Q ₀ Q̄ ₀

H = high level (steady state)

L = low level (steady state)

X = irrelevant

↑ = transition from low to high level

Q₀ = the level of Q before the indicated steady-state input conditions were established.

† = '175, 'LS175, and 'S175 only

TYPES	TYPICAL	TYPICAL
	MAXIMUM	POWER
	CLOCK	DISSIPATION
'174, '175	35 MHz	38 mW
'LS174, 'LS175	40 MHz	14 mW
'S174, 'S175	110 MHz	75 mW


PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

SN54174, SN54LS174, SN54S174 . . . J OR W PACKAGE

SN74174 . . . N PACKAGE


SN74LS174, SN74S174 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS174, SN54S174 . . . FK PACKAGE

(TOP VIEW)




SN54175, SN54LS175, SN54S175 . . . J OR W PACKAGE

SN74175 . . . N PACKAGE


SN74LS175, SN74S175 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS175, SN54S175 . . . FK PACKAGE

(TOP VIEW)





NC — No internal connection

2

TTL Devices

**SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175,
SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

logic symbols[†]





[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, N, and W packages.

2

logic diagrams (positive logic)

TTL Devices




Pin numbers shown are for D, J, N, and W packages.

**SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175,
SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR**

schematics of inputs and outputs


SN54174, SN54175, SN74174, SN74175




2

TTL Devices

SN54LS174, SN54LS175, SN74LS174, SN74LS175



SN54S174, SN54S175, SN74S174, SN74S175



SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54174, SN54175 Circuits	-55°C to 125°C
SN74174, SN74175 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

SN54174, SN54175				SN74174, SN74175			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}			-800			-800	μA
Low-level output current, I _{OL}			16			16	mA
Clock frequency, f _{CLOCK}	0		25	0		25	MHz
Width of clock or clear pulse, t _W	20			20			ns
Setup time, t _{su}	Data input	20		20			ns
	Clear inactive-state	25		25			ns
Data hold time, t _h		5		5			ns
Operating free-air temperature, T _A	-55		125	0		70	°C

2

TTL Devices

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
V _{IH} High-level input voltage		2			V
V _{IL} Low-level input voltage			0.8		V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1		mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.4 V		40		μA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA
I _{OS} Short-circuit output current [§]	V _{CC} = MAX	SN54'	-20	-57	mA
		SN74'	-18	-57	
I _{CC} Supply current	V _{CC} = MAX, See Note 2	'174	45	65	mA
		'175	30	45	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency		25	35		MHz
t _{PLH} Propagation delay time, low-to-high-level output from clear (SN54175, SN74175 only)	C _L = 15 pF, R _L = 400 Ω, See Note 3		16	25	ns
t _{PHL} Propagation delay time, high-to-low-level output from clear			23	35	ns
t _{PLH} Propagation delay time, low-to-high-level output from clock			20	30	ns
t _{PHL} Propagation delay time, high-to-low-level output from clock			24	35	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS174, SN54LS175 Circuits SN74LS174, SN74LS175 Circuits	-55°C to 125°C 0°C to 70°C -65°C to 150°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS174 SN54LS175	SN74LS174 SN74LS175			UNIT	
		MIN	NOM	MAX		
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25
High-level output current, I _{OH}				-400		-400
Low-level output current, I _{OL}				4		8
Clock frequency, f _{clock}	0		30	0		30
Width of clock or clear pulse, t _w	20			20		ns
Setup time, t _{su}	Data input	20		20		ns
	Clear inactive-state	25		25		ns
Data hold time, t _h		5		5		ns
Operating free-air temperature, T _A	-55		125	0		70
						°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS174 SN54LS175			SN74LS174 SN74LS175			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH} High-level input voltage		2			2			V
V _{IL} Low-level input voltage			0.7			0.8		V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 μA	2.5	3.5		2.7	3.5		V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 4 mA V _{IL} = V _{IL} max I _{OL} = 8 mA	0.25	0.4		0.25	0.4		V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V		0.1			0.1		mA
I _{IH} High-level input current	V _{CC} = MAX, V _I = 2.7 V			20		20		μA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-0.4		-0.4		mA
I _{OS} Short-circuit output current [§]	V _{CC} = MAX	-20	-100	-20	-100	-20	-100	mA
I _{CC} Supply current	V _{CC} = MAX, See Note 2	'LS174 'LS175	16 11	26 18	16 11	26 18		mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	'LS174		'LS175		UNIT
		MIN	TYP	MAX	MIN	
f _{max} Maximum clock frequency		30	40		30	40
t _{PLH} Propagation delay time, low-to-high-level output from clear					20	30
t _{PHL} Propagation delay time, high-to-low-level output from clear		23	35		20	30
t _{PLH} Propagation delay time, low-to-high-level output from clock		20	30		13	25
t _{PHL} Propagation delay time, high-to-low-level output from clock		21	30		16	25

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S174, SN54S175 Circuits SN74S174, SN74S175 Circuits	-55°C to 125°C 0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	Clock	SN54S174, SN54S175			SN74S174, SN74S175			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}			-1			-1		mA
Low-level output current, I _{OL}			20			20		mA
Clock frequency, f _{CLOCK}		0	75	0	75		MHz	
Pulse width, t _w	Clock	7		7				ns
	Clear	10		10				
Setup time, t _{su}	Data input	5		5				ns
	Clear inactive-state	5		5				
Data hold time, t _h		3		3				ns
Operating free-air temperature, T _A		-55	125	0	0	70	70	°C

2

TTL Devices

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	MIN TYP [‡] MAX			UNIT
		MIN	TYP	MAX	
V _{IH} High-level input voltage			2		V
V _{IL} Low-level input voltage			0.8		V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.2	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	SN54S'	2.5	3.4	V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA	SN74S'	2.7	3.4	
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			0.5	V
I _{IIH} High-level input current	V _{CC} = MAX, V _I = 2.7 V			1	mA
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.5 V			50	μA
I _{QS} Short-circuit output current [§]	V _{CC} = MAX		-2		mA
I _{CC} Supply current	V _{CC} = MAX, See Note 2	'174	90	144	
		'175	60	96	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	MIN TYP MAX			UNIT
		MIN	TYP	MAX	
f _{max} Maximum clock frequency		75	110		MHz
Propagation delay time, low-to-high-level Q output from clear (SN54S175, SN74S175 only)	C _L = 15 pF, R _L = 280 Ω, See Note 3		10	15	ns
t _{PLH} Propagation delay time, high-to-low-level Q output from clear			13	22	ns
t _{PLH} Propagation delay time, low-to-high-level output from clock			8	12	ns
t _{PHL} Propagation time, high-to-low-level output from clock			11.5	17	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.