



Integrated Device Technology, Inc.

64K x 16
32K x 16
CMOS DUAL-PORT
STATIC RAM MODULE

PRELIMINARY
IDT7MB1006
IDT7MB1008

FEATURES

- High density 1M/512K CMOS dual-port static RAM module
Fast access times: 25ns (max.)
Fully asynchronous read/write operation from either port
Easy to expand data bus width to 32 bits or more using the master/slave function
Separate upper and lower byte control
On-chip port arbitration logic
INT flag for port-to-port communication and BUSY flag for maintaining data coherency
Full on-chip hardware support of semaphore signaling between ports
Surface mounted PQFP (plastic quad flatpack) components on a 132-pin FR-4 QIP (Quad In-line Package)
Single 5V (±10%) power supply
Input/outputs directly TTL compatible

DESCRIPTION:

The IDT7MB1006/1008 is a 64K x 16/32K x 16 high-speed CMOS dual-port static RAM module constructed on a multi-layer epoxy laminate (FR-4) substrate using eight IDT7025 (8K x 16) dual-port RAMs or depopulated using only four IDT7025 dual-port RAMs. The IDT7MB1006/1008 module is designed to be used as stand-alone dual-port RAM or as a combination master/slave dual-port RAM for 32-bit or wide word systems. Using the IDT master/slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM and INT. BUSY flags are provided to maintain data coherency between ports.

The IDT7MB1006/1008 module is packaged on a FR-4 132-pin QIP (Quad In-line Package) with dimensions of only 3.51" x 1.61" x 0.31". Maximum access times as fast as 25ns are available over the commercial temperature range.

All inputs and outputs of the IDT7MB1006/1008 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

PIN CONFIGURATION (1)

Table listing pin configurations for GND, M/S, Vcc, L_BUSY(0), L_A(0-15), L_CS, L_RW, L_I/O(0-15), L_BUSY(7), and GND across pins 1-33.

PIN NAMES

Table mapping Left Port, Right Port, and Description for pins L_A (0-15), L_I/O (0-15), L_R/W, L_CS, L_OE, L_BUSY (0-7), L_INT, L_SEM, M/S, Vcc, and GND.

2803 tbi 01

QIP TOP VIEW

2803 drw 01

NOTES:

- For the IDT7MB1008 (32K x 16) version, Pins 53 & 80 must be connected to GND for proper operation of the module.

CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

©1992 Integrated Device Technology, Inc.


APRIL 1992

DSC-7049/3

Handwritten number 1-8-1


FUNCTIONAL BLOCK DIAGRAM

7MB1006



2803 drw 02

7MB1008



2803 drw 03

7

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V± 10%

2803 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

2803 tbl 03

NOTE:

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

2803 tbl 04

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾ (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	7MB1006/8 Max.	Unit
C _{IN1}	Input Capacitance (CS, BUSY, SEM, INT)	V _{IN} = 0V	15/15	pF
C _{IN2}	Input Capacitance (Data, Address, All Other Controls)	V _{IN} = 0V	100/60	pF
C _{OUT}	Output Capacitance (Data)	V _{OUT} = 0V	100/ 60	pF

2803 tbl 05

NOTE:

- This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

(Vcc=5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT7MB1006		IDT7MB1008		Unit
			Min.	Max.	Min.	Max.	
I _{CC2}	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ V _{IL} , SEM ≥ V _{IH} Outputs Open, f = f _{MAX}	—	960	—	680	mA
I _{CC1}	Dynamic Operating Current (One Port Active)	Vcc = Max., L_CS or R_CS ≥ V _{IH} , Outputs Open, f = f _{MAX}	—	760	—	480	mA
I _{SB1}	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ V _{IH} Outputs Open, f = f _{MAX} L_SEM and R_SEM ≥ Vcc - 0.2V	—	565	—	285	mA
I _{SB2}	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc - 0.2V V _{IN} > Vcc - 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc - 0.2V	—	125	—	65	mA

2803 tbl 06

DC ELECTRICAL CHARACTERISTICS

(V_{CC}=5.0V ± 10%, T_A = 0°C to +70°C)


Symbol	Parameter	Test Conditions	IDT7MB1006		IDT7MB1008		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage (Address & Other Controls)	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	80	—	40	μA
I _{LI}	Input Leakage (Data, \overline{CS} , \overline{BUSY} , \overline{SEM} , \overline{INT})	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	10	—	10	μA
I _{LO}	Output Leakage (Data)	V _{CC} = Max. $\overline{CS} \geq V_{IH}$, V _{OUT} = GND to V _{CC}	—	80	—	40	μA
V _{OL}	Output Low Voltage	V _{CC} = Min. I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min. I _{OH} = -4mA	2.4	—	2.4	—	V

2803 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2803 tbl 08



2803 drw 04

Figure 1. Output Load



2803 drw 05

Figure 2. Output Load
 (for t_{CLZ}, t_{CHZ}, t_{OLZ}, t_{OHZ}, t_{WHZ}, t_{ow})

*Including scope and jig.

7

7-8-11

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	7MB1006SxxK or 7MB1008SxxK								Unit
		-25 ⁽⁶⁾		-30 ⁽⁶⁾		-35		-40		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	25	—	30	—	35	—	40	—	ns
t _{AA}	Address Access Time	—	25	—	30	—	35	—	40	ns
t _{ACS} ⁽²⁾	Chip Select Access Time	—	25	—	30	—	35	—	40	ns
t _{OE}	Output Enable Access Time	—	13	—	15	—	20	—	25	ns
t _{OH}	Output Hold From Address Change	3	—	3	—	3	—	3	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	3	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	3	—	3	—	3	—	3	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{PU} ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Disable to Power Down Time	—	50	—	50	—	50	—	50	ns
t _{SOP}	$\overline{\text{SEM}}$ Flag Update Pulse ($\overline{\text{OE}}$ or $\overline{\text{SEM}}$)	12	—	12	—	15	—	15	—	ns
Write Cycle										
t _{WC}	Write Cycle Time	25	—	30	—	35	—	40	—	ns
t _{EW} ⁽²⁾	Chip Select to End of Write	20	—	25	—	30	—	35	—	ns
t _{AW}	Address Valid to End of Write	20	—	25	—	30	—	35	—	ns
t _{AS1} ⁽³⁾	Address Set-up to Write Pulse Time	5	—	5	—	5	—	5	—	ns
t _{AS2}	Address Set-up to $\overline{\text{CS}}$ Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	20	—	25	—	30	—	35	—	ns
t _{WR} ⁽⁴⁾	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End of Write	15	—	20	—	25	—	30	—	ns
t _{DH} ⁽⁴⁾	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{WHZ} ⁽¹⁾	Write Disable to Output in High Z	—	18	—	20	—	20	—	20	ns
t _{OW} ^(1, 4)	Output Active from End of Write	0	—	0	—	0	—	0	—	ns
t _{SWRD}	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	13	—	15	—	15	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	10	—	13	—	15	—	15	—	ns

2803 tbl 09

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM $\overline{\text{CS}} \leq V_{IL}$ and $\overline{\text{SEM}} \geq V_{IH}$. To access semaphore, $\overline{\text{CS}} \geq V_{IH}$ and $\overline{\text{SEM}} \leq V_{IL}$.
3. t_{AS1} = 0 if R/W is asserted low simultaneously with or after the $\overline{\text{CS}}$ low transition.
4. For $\overline{\text{CS}}$ controlled write cycles, t_{WR} = 5ns, t_{DH} = 5ns, t_{OW} = 5ns.
5. Preliminary specifications only.

7-8-5

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB1006SxxK or 7MB1008SxxK						Unit
		-50		-65		-80		
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	50	—	65	—	80	—	ns
t _{AA}	Address Access Time	—	50	—	65	—	80	ns
t _{ACS} ⁽²⁾	Chip Select Access Time	—	50	—	65	—	80	ns
t _{OE}	Output Enable Access Time	—	30	—	35	—	40	ns
t _{OH}	Output Hold From Address Change	3	—	3	—	3	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	3	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	25	—	30	—	35	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	3	—	3	—	3	—	ns
t _{OZH} ⁽¹⁾	Output Disable to Output in High Z	—	25	—	30	—	35	ns
t _{PU} ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Disable to Power Down Time	—	50	—	50	—	50	ns
t _{SOP}	$\overline{\text{SEM}}$ Flag Update Pulse ($\overline{\text{OE}}$ or $\overline{\text{SEM}}$)	15	—	20	—	20	—	ns
t _{WC}	Write Cycle Time	50	—	65	—	80	—	ns
t _{CW} ⁽²⁾	Chip Select to End of Write	40	—	50	—	55	—	ns
t _{AW}	Address Valid to End of Write	40	—	50	—	55	—	ns
t _{AS1} ⁽³⁾	Address Set-up to Write Pulse Time	5	—	5	—	5	—	ns
t _{AS2}	Address Set-up to $\overline{\text{CS}}$ Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	40	—	45	—	50	—	ns
t _{WR} ⁽⁴⁾	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End of Write	35	—	40	—	45	—	ns
t _{DH} ⁽⁴⁾	Data Hold Time	0	—	0	—	0	—	ns
t _{OZH} ⁽¹⁾	Output Disable to Output in High Z	—	25	—	30	—	35	ns
t _{WHZ} ⁽¹⁾	Write Disable to Output in High Z	—	25	—	30	—	35	ns
t _{OW} ^(1, 4)	Output Active from End of Write	0	—	0	—	0	—	ns
t _{SWPD}	$\overline{\text{SEM}}$ Flag Write to Read Time	15	—	15	—	15	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	15	—	15	—	15	—	ns

2803 tbl 10

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM $\overline{\text{CS}} \leq V_{IL}$ and $\overline{\text{SEM}} \geq V_{IH}$. To access semaphore, $\overline{\text{CS}} \geq V_{IH}$ and $\overline{\text{SEM}} \leq V_{IL}$.
3. t_{AS1} = 0 if R/ \overline{W} is asserted low simultaneously with or after the $\overline{\text{CS}}$ low transition.
4. For $\overline{\text{CS}}$ controlled write cycles, t_{WR} = 5ns, t_{DH} = 5ns, t_{OW} = 5ns.

7

7-8-6

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameters	-25 ⁽¹¹⁾		-30 ⁽¹¹⁾		-35		-40		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY Cycle - MASTER Mode⁽⁹⁾										
t _{BAA}	BUSY Access Time from Address	—	25	—	30	—	35	—	40	ns
t _{BDA}	BUSY Disable Time from Address	—	20	—	25	—	30	—	35	ns
t _{BAC}	BUSY Access Time to Chip Select	—	20	—	25	—	30	—	35	ns
t _{BDC}	BUSY Disable Time to Chip Select	—	20	—	25	—	30	—	30	ns
t _{APS⁽⁶⁾}	Arbitration Priority Set-up Time	5	—	5	—	5	—	5	—	ns
t _{BDD}	BUSY Disable to Valid Time	—	Note 9	—	Note 9	—	Note 9	—	Note 9	ns
BUSY Cycle - Slave Mode⁽⁴⁾										
t _{WB⁽⁷⁾}	Write to BUSY Input	0	—	0	—	0	—	0	—	ns
t _{WH⁽⁸⁾}	Write Hold After BUSY	15	—	20	—	25	—	25	—	ns
Port-to-Port Delay Timing										
t _{WDD⁽⁵⁾}	Write Pulse to Data Delay	—	50	—	55	—	60	—	65	ns
t _{DDB⁽⁵⁾}	Write Data Valid to Read Data Valid	—	35	—	40	—	45	—	50	ns
Interrupt Timing										
t _{AS⁽¹⁰⁾}	Address Set-up Time	5	—	5	—	5	—	5	—	ns
t _{WR⁽¹⁰⁾}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	20	—	25	—	30	—	35	ns
t _{INR}	Interrupt Reset Time	—	20	—	25	—	30	—	35	ns

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. When the module is being used in the Master Mode ($M\overline{S} \geq V_{IH}$).
4. When the module is being used in the Slave Mode ($M\overline{S} \leq V_{IL}$).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDB} - t_{WP} (actual).
10. If \overline{CS} is used to control interrupt, then t_{AS}=0 and t_{WR}=5ns.
11. Preliminary specifications only.

2803 tbl 11

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameters	-50		-65		-80		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY Cycle - MASTER MODE⁽³⁾								
t _{BAA}	BUSY Access Time from Address	—	50	—	55	—	55	ns
t _{BDA}	BUSY Disable Time from Address	—	45	—	45	—	45	ns
t _{BAC}	BUSY Access Time to Chip Select	—	45	—	50	—	55	ns
t _{BDC}	BUSY Disable Time to Chip Select	—	40	—	45	—	45	ns
t _{APS⁽⁶⁾}	Arbitration Priority Set-up Time	5	—	5	—	5	—	ns
t _{BDD}	BUSY Disable to Valid Time	—	Note 9	—	Note 9	—	Note 9	ns
BUSY Cycle - Slave Mode⁽⁴⁾								
t _{WB⁽⁷⁾}	Write to BUSY Input	0	—	0	—	0	—	ns
t _{WH⁽⁸⁾}	Write Hold After BUSY	25	—	30	—	30	—	ns
Port-to-Port Delay Timing								
t _{WDD⁽⁵⁾}	Write Pulse to Data Delay	—	70	—	85	—	95	ns
t _{DDD⁽⁵⁾}	Write Data Valid to Read Data Valid	—	55	—	70	—	80	ns
Interrupt Timing								
t _{AS⁽¹⁰⁾}	Address Set-up Time	5	—	5	—	5	—	ns
t _{WR⁽¹⁰⁾}	Write Recovery Time	0	—	0	—	0	—	ns
t _{INS}	Interrupt Set Time.	—	45	—	45	—	55	ns
t _{NR}	Interrupt Reset Time	—	45	—	45	—	55	ns


NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. When the module is being used in the Master Mode ($M/S \geq V_{IH}$).
4. When the module is being used in the Slave Mode ($M/S \leq V_{IL}$).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDD} - t_{WP} (actual).
10. If \overline{CS} is used to control interrupt, then t_{AS}=0 and t_{WR}=5ns.

2803 tbl 12




TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)^(1,2,4)



2803 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)^(1,3,5)




2803 drw 07

NOTES:

1. R/W is High for Read Cycles
2. Device is continuously enabled. \overline{CS} = Low. \overline{UB} or \overline{LB} = Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with \overline{CS} transition low.
4. \overline{OE} = Low.
5. To access RAM, \overline{CS} = Low, \overline{UB} or \overline{LB} = Low, \overline{SEM} = H. To access semaphore, \overline{CS} = H and \overline{SEM} = Low.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 3 (\overline{UB} OR \overline{LB} CONTROLLED TIMING)^(1,3,4,5)




2803 drw 08

NOTES:

1. R/W is High for Read Cycles
2. Device is continuously enabled. \overline{CS} = Low. \overline{UB} or \overline{LB} = Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with \overline{CS} transition low.
4. \overline{OE} = Low.
5. To access RAM, \overline{CS} = Low \overline{UB} or \overline{LB} = Low, \overline{SEM} = H. To access semaphore, \overline{CS} = H and \overline{SEM} = Low.
6. This parameter is guaranteed by design but not tested.


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)^(1,3,5,8)



- NOTES:**
1. R/W is High for Read Cycles
 2. Device is continuously enabled. CS = Low. UB or LB = Low. This waveform cannot be used for semaphore reads.
 3. Addresses valid prior to or coincident with CS transition low.
 4. OE = Low.
 5. To access RAM, CS = Low, UB or LB = Low, SEM = H. To access semaphore, CS = H and SEM = Low.
 6. Timing depends on which enable signal is asserted last.
 7. Timing depends on which enable signal is de-asserted first.
 8. If OE is Low during a R/W controlled write cycle, the write pulse width must be larger of tWP or (tWz + tOW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified tWP.
 9. This parameter is guaranteed by design but not tested.

2803 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS, UB, LB CONTROLLED TIMING)^(1,3,5,8)




- NOTES:**
1. R/W must be high during all address transitions.
 2. A write occurs during the overlap (tWP) of a Low UB or LB and a Low CS and a Low R/W for memory array writing cycle.
 3. tWR is measured from the earlier of CS or R/W (or SEM or R/W) going high to the end of write cycle.
 4. During this period, the I/O pins are in the output state and input signals must not be applied.
 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
 6. Timing depends on which enable signal is asserted last.
 7. Timing depends on which enable signal is de-asserted first.
 8. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWz + tOW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
 9. This parameter is guaranteed by design but not tested.

2803 drw 10

7

7-8-10

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)⁽¹⁾




2803 drw 11

NOTE:

1. \overline{CS} = High for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION^(1,3,4)




2803 drw 12

NOTES:

1. $D_{OR} = D_{OL} = \text{Low}$, $L_{\overline{CS}} = R_{\overline{CS}} = \text{High}$. Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEM}_A going High to R/\overline{W}_B or \overline{SEM}_B going High.
4. If t_{SPS} is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}$ ($M/\overline{\text{S}} \geq V_{IH}$)⁽²⁾




NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{\text{L_CS}} = \overline{\text{R_CS}} = \text{Low}$
3. $\overline{\text{OE}} = \text{Low}$ for the reading port.

2803 drw 13

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ($M/\overline{\text{S}} \leq V_{IL}$)^(1,2)



NOTES:


1. $\overline{\text{BUSY}}$ input equals High for the writing port.
2. $\overline{\text{L_CS}} = \overline{\text{R_CS}} = \text{Low}$

2803 drw 14

7


7-8-12

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ ($M/\overline{\text{S}} \leq V_{IL}$)




2803 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{\text{CS}}$ TIMING⁽¹⁾



2803 drw 16

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾




2803 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

WAVEFORM OF INTERRUPT TIMING⁽¹⁾




2803 drw 18

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt Truth Table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable is de-asserted first.

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2803 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See InterruptTruth Table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable is de-asserted first.

TRUTH TABLE I: NON-CONTENTION READ/WRITE CONTROL^(1, 2, 3)

Inputs ⁽¹⁾						Outputs		Mode
CS	R/W	OE	UB	LB	SEM	I/O ₈ - I/O ₁₅	I/O ₀ - I/O ₇	
H	X	X	X	X	H	Hi-Z	Hi-Z	Deselected: Power Down
X	X	X	H	H	H	Hi-Z	Hi-Z	Both Bytes Deselected
L	L	X	L	H	H	DATA _{IN}	Hi-Z	Write to Upper Byte Only
L	L	X	H	L	H	Hi-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	Hi-Z	Read Upper Byte Only
L	H	L	H	L	H	Hi-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	Hi-Z	Hi-Z	Outputs Disabled

2803 tbl 13

NOTES:

1. A_{CL} — A₁₂ ≠ A_{0R} — A_{12R}

TRUTH TABLE II: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
CS	R/W	OE	UB	LB	SEM	I/O ₈ - I/O ₁₅	I/O ₀ - I/O ₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H		X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
X		X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2803 tbl 14

NOTES:


1. A_{CL} — A₁₂ ≠ A_{0R} — A_{12R}

INTERRUPT/BUSY FLAGS, DEPTH/WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMPAHORES

For more details regarding Interrupt/Busy flags, depth/width expansion, master/slave control, or semaphore operations, please consult the IDT7025 datasheet.



PACKAGE DIMENSIONS
7MB1006




2803 drw 20

7-8-15

PACKAGE DIMENSIONS

7MB1008



2803 drw 21