


## 1. General Description

H18GDA13M is a CMOS(0.18 $\mu$ m, 1-poly, 3-metal) high speed 10-bit, 4-channel DAC (Digital-to-Analog Converter) which has a high stable bandgap reference. Using highly accurate current cell and de-glitch circuit, the non-linearity error and glitch are decreased. This DAC is applied to video signal processing system such as HDTV, Digital TV, camcorder and other graphic display systems.

## 2. Features

- Analog output range : AVSS to AVSS + 1.28 (@ 37.5 $\Omega$  load)
- Resolution : Max. 10 bits ( $\leq \pm 0.5$  LSB DNL error)
- Maximum conversion rate : 108 Msps
- Power supply : 1.8V(digital block) / 3.3V(analog block)
- Power dissipation : 500mW (@108Msps with 37.5 $\Omega$  load)
- Power-down mode : active high
- Process : 0.18 $\mu$ m CMOS generic Process (1-poly, 3-metal)
- Cell Size : 1526 $\mu$ m  $\times$  754 $\mu$ m( with guard ring )

## 3. Block Diagram with Recommended Application Circuit



## 4. Pin Descriptions

| Name       | Type   | Description                       |
|------------|--------|-----------------------------------|
| DVDD       | Power  | Digital power (= 1.8V)            |
| DVSS       | Ground | Digital ground                    |
| AVDD       | Power  | Analog power (= 3.3V)             |
| AVSS       | Ground | Analog ground                     |
| vrefo      | Output | Voltage reference output          |
| vrefi      | Input  | Voltage reference input           |
| rref       | Input  | Resistor reference                |
| comp       | Input  | Compensation                      |
| rou        | Output | R-channel current output          |
| roub       | Output | R-channel current output inverted |
| gou        | Output | G-channel current output          |
| goub       | Output | G-channel current output inverted |
| bou        | Output | B-channel current output          |
| boub       | Output | B-channel current output inverted |
| xou        | Output | X-channel current output          |
| xoub       | Output | X-channel current output inverted |
| rdin[9:0]* | Input  | R-channel data input              |
| gdin[9:0]* | Input  | G-channel data input              |
| bdin[9:0]* | Input  | B-channel data input              |
| xdin[9:0]* | Input  | X-channel data input              |
| clock      | Input  | Clock input                       |
| pdr        | Input  | R-channel power-down              |
| pdg        | Input  | G-channel power-down              |
| pdb        | Input  | B-channel power-down              |
| pdx        | Input  | X-channel power-down              |
| pd         | Input  | All power-down                    |

\* The most significant bit is rdin[9], gdin[9], bdin[9] and xdin[9] in each digital input(bus) signal.

## 5. Function Description

Digital inputs are sampled at falling clock edge and converted to analog signal with one clock latency. The detailed description is as follows.

The decoder and latch blocks sample the digital inputs at falling clock edge. And the following current cell block controls the output current according to the inputs. The analog output voltage arithmetic expression is as follows.

$$V_{OUT} = AVSS + R_{LOAD} \times I_{OUT}$$

Where AVSS is ground and  $R_{LOAD}$  is output load resistance.  $I_{OUT}$  is determined by reference resistance and bias voltage as following expression.

$$I_{OUT} = I_{REF} / 265.76 \times (\text{digital input values}), \text{ where } I_{REF} = v_{refi} / R_{REF}$$

$R_{REF}$  is  $140\Omega$  with  $R_{LOAD}$  of  $37.5\Omega$ , and  $v_{refi}$  is connected to the  $v_{refo}$  which is output voltage of band-gap reference of 1.24V. The analog output swing range is AVSS to AVSS+1.28V typically.

| Mode             | pd   | pdr | pdg | pdb | pdx |
|------------------|--|-----|-----|-----|-----|
| Normal Operation | 0  | 0   | 0   | 0   | 0   |
| All Power-down   | 1  | x   | x   | x   | x   |
| R-ch Power-down  | The channel power-down is not supported on the fixed $R_{REF}$ . Just you can adopt channels along with adjustment of $r_{ref}$ in your application. In this case, unused channels are power-downed. |     |     |     |     |
| G-ch Power-down  |  |     |     |     |     |
| B-ch Power-down  |  |     |     |     |     |
| X-ch Power-down  |  |     |     |     |     |

## 6. Operating Conditions

| Symbol | Parameter          | Min.    | Typ. | Max.    | Unit |
|--------|--------------------|---------|------|---------|------|
| AVDD   | Operating Voltage  | 2.97    | 3.30 | 3.63    | V    |
| DVDD   | Operating Voltage  | 1.62    | 1.80 | 1.98    | V    |
| VIL    | Input Low Voltage  | 0       | -    | 0.3DVDD | V    |
| VIH    | Input High Voltage | 0.7DVDD | -    | DVDD    | V    |


## 7. Electrical Characteristics

(Temp = 25 °C, AVDD = 3.3V, R<sub>LOAD</sub> = 37.5Ω, R<sub>REF</sub> = 140Ω)

| Symbol            | Parameter                  | Min.    | Typ.  | Max. | Unit |
|-------------------|----------------------------|---------|-------|------|------|
| IDD               | Static Current             |         | 164   |      | mA   |
|                   | Dynamic Current @108 MHz   |         |       | TBD  | mA   |
|                   | Resolution                 |         |       | 10   | bits |
| INL               | Integral Non-linearity     | -1.0    | ±0.5  | +1.0 | LSB  |
| DNL               | Differential Non-linearity | -1.0    | ±0.5  | +1.0 | LSB  |
|                   | Ch. to Ch. Mismatch*       |         | 2     |      | %    |
| SFDR              | Dynamic Range              |         |       |      | dB   |
| IFS               | Full Scale Current         |         | 34.08 |      | mA   |
| t <sub>CK</sub>   | Clock Period               | 9.2     |       |      | nS   |
|                   | Clock Width High/Low       | 1.0/1.0 |       |      | nS   |
| t <sub>SU</sub>   | Setup Time                 | 0.5     |       |      | nS   |
| t <sub>HD</sub>   | Hold Time                  | 0.5     |       |      | nS   |
| t <sub>D</sub>    | Clock to Valid Output      |         | 2.5   | 4.5  | nS   |
| t <sub>R</sub>    | Rise Time                  |         | 2.2   | 3.2  | nS   |
| t <sub>F</sub>    | Fall Time                  |         | 2.2   | 3.2  | nS   |
| t <sub>S</sub>    | Settling Time              |         | 4.0   | 8.0  | nS   |
| v <sub>refo</sub> | Voltage Drift (0 ~ 125 °C) | 1.22    | 1.24  | 1.26 | V    |

\* Channel to channel mismatch, which is measured on the full scale current I<sub>FS</sub> output with R<sub>LOAD</sub>  
 Definition :  $\frac{\{ \max(V_{OUT,R}, V_{OUT,G}, V_{OUT,B}, V_{OUT,X}) - \min(V_{OUT,R}, V_{OUT,G}, V_{OUT,B}, V_{OUT,X}) \}}{\text{avg}(V_{OUT,R}, V_{OUT,G}, V_{OUT,B}, V_{OUT,X})} \times 100\%$

## 8. Timing Diagram




## 9. Layout Guide

### Power supply de-coupling and analog signal routing

The analog and the digital powers of the DAC should be separated from each other to prevent the glitch which is coupled into the analog power from digital circuitry. The I/O powers are also separated as shown in Figure 1.

The analog signals such as analog output, ref and vrefi should be placed near their pads as possible. The recommended analog pads location is as follows.



- \*  $T \geq W$  (connector width in phantom)
- \* L : As short as possible from pad.
- \* S : the recommended space is more than 50um.
- \* Dual pvddas can be used as a AVDD.
- \* Dual pvssas can be used as a AVSS.
- \* Dual pa3 can be used as a analog I/O pad.
- \* The pdo can be used as a power-cutting cell