HIGH RATE ACCUMULATOR/CORRELATOR STEL-2410






FEATURES

- Up to 70 MHz accumulate rate
- Dual accumulators for quadrature signal applications
- Up to 32,768 cycles without overflow between dumps
- Accumulator latch and hold registers with selectable 8-bit output fields for easy interfacing
- Saturate-on-overflow capability
- Two's Complement or Offset Two's Complement signal inputs
- 68-pin Plastic PGA package

DESCRIPTION

The STEL-2410 is a dual high-speed accumulator/ correlator circuit which can be used in many data communications applications. The dual circuits, which are completely independent, can be used to correlate dual data streams such as QPSK demodulated data. The 8-bit inputs can be in either regular 2's complement code (00_H = zero) or offset 2's complement code $(FF_H = minimum negative value, 00_H = minimum$ positive value, no code corresponding to true zero). The inputs are multiplied by the reference code and accumulated in 23-bit accumulators, thereby ensuring at least 215 cycles of accumulation without overflow. The outputs of the accumulators are viewed through 8-bit viewports (windows) for easy microprocessor interfacing, and the significance of each window is controlled by independent multiplexers. The data viewed in each window can be set to saturate on overflow, thereby eliminating the ambiguity caused when the accumulator value exceeds the range seen through the 8-bit viewport. Separate overflow flags allow the most significant bit of the data to be found rapidly. The device may be used to digitally despread direct sequence spread spectrum signals or may be used as a digital integrate and dump filter. The circuit is designed in 1.5 μ CMOS and will operate clock speeds up to 70 MHz.

BLOCK DIAGRAM




CIRCUIT DESCRIPTION

The STEL-2410 is a high speed accumulator/correlator capable of 2¹⁵ cycles of accumulation of the 70 Msample/sec. input signals without overflow. The high speed operation of the circuit is achieved through the pipelining of the accumulator, and this is made transparent to the user by means of proprietary I/O circuits. The accumulator contents can be dumped into the output latches in a single clock cycle, whereupon the accumulation process immediately restarts, from zero, without a break. The contents of the 23-bit output latch can then be viewed through the 8-bit output port. The position of the viewport can be

selected by means of the multiplexers to view any contiguous group of eight bits in the 23-bit output latch. An overflow flag is provided to indicate whenever the position of the viewport is such that the signals appearing at the outputs are in an overflow condition. It is possible to set the output data to saturate under this condition, so that a false output value is not created. In addition, the input signal can be multiplied by ± 1 by a single bit data stream before accumulation, allowing the device to operate as a correlator, as well as a simple accumulator. Two complete circuits are incorporated in the STEL-2410, making the device ideal for use with quadrature signals.

PIN CONFIGURATION



- Notes: 1. Pin diameter = $0.018" \pm 0.02"$
 - 2. Tolerances on pin spacing are not cumulative.
 - 3. Pins C2 and C3 are connected together.

PIN CONNECTIONS

IDATA ₇	B6	V_{SS}	E1	V_{DD}	H10	QOUT₄	K8	QDMP
IDATA ₆	B7	QDATA ₇	E2	ICODE	H11	QOUT ₅	K9	QADDR ₂
IDATA ₄	B8	QDATA ₅	E10	QCODE	J1	IOUT,	K10	QOUT ₀
IDATA ₂	B9	QDATA ₃	E11	QCLK	J2	IOUT ₂	K11	QOUT ₁
$IDATA_0$	B10	QDATA ₁	F1	IOUT ₇	J10	$QOUT_2$	L2	IADDR ₃
$V_{ m DD}$	B11	$QDATA_0$	F2	V_{SS}	J11	QOUT ₃	L3	$IADDR_1$
QDATA ₆	C1	TWOS	F10	V_{SS}	K1	IOUT ₀	L4	IDMP ⁻
$QDATA_4$	C2	SAT	F11	V_{DD}	K2	I.C.	L5	IOVF
QDATA ₂	C10	ADDEN	G1	IOUT ₅	K3	$IADDR_2$	L6	V_{DD}
N.C.	C11	V_{SS}	G2	IOUT ₆	K4	$IADDR_0$	L7	QVAL
V_{SS}	D1	ICLK	G10	$QOUT_6$	K5	IVAL	L8	QADDR ₃
IDATA ₅	D2	IOEN	G11	QOUT ₇	K 6	V_{SS}	L9	QADDR ₁
IDATA ₃	D10	QOEN	H1	IOUT ₃	K7	QOVF	L10	QADDR ₀
$IDATA_1$	D11	RESET	H2	IOUT ₄				·
	IDATA ₆ IDATA ₂ IDATA ₀ V _{DD} QDATA ₆ QDATA ₄ QDATA ₂ N.C. V _{SS} IDATA ₅ IDATA ₃	IDATA6 B7 IDATA4 B8 IDATA2 B9 IDATA0 B10 VDD B11 QDATA6 C1 QDATA2 C10 N.C. C11 VSS D1 IDATA5 D2 IDATA3 D10	IDATA6 B7 QDATA7 IDATA4 B8 QDATA5 IDATA2 B9 QDATA3 IDATA0 B10 QDATA1 VDD B11 QDATA0 QDATA6 C1 TWOS QDATA4 C2 SAT QDATA2 C10 ADDEN N.C. C11 Vss Vss D1 ICLK IDATA5 D2 IOEN IDATA3 D10 QOEN	IDATA6 B7 QDATA7 E2 IDATA4 B8 QDATA5 E10 IDATA2 B9 QDATA3 E11 IDATA0 B10 QDATA1 F1 VDD B11 QDATA0 F2 QDATA6 C1 TWOS F10 QDATA4 C2 SAT F11 QDATA2 C10 ADDEN G1 N.C. C11 Vs G2 Vs D1 ICLK G10 IDATA5 D2 IOEN G11 IDATA3 D10 QOEN H1	IDATA6	IDATA6 B7 QDATA7 E2 ICODE H11 IDATA4 B8 QDATA5 E10 QCODE J1 IDATA2 B9 QDATA3 E11 QCLK J2 IDATA0 B10 QDATA1 F1 IOUT7 J10 VDD B11 QDATA0 F2 Vss J11 QDATA6 C1 TWOS F10 Vss K1 QDATA4 C2 SAT F11 VDD K2 QDATA2 C10 ADDEN G1 IOUT5 K3 N.C. C11 Vss G2 IOUT6 K4 Vss D1 ICLK G10 QOUT6 K5 IDATA5 D2 IOEN G11 QOUT7 K6 IDATA3 D10 QOEN H1 IOUT3 K7	IDATA6	IDATA6

Note: I.C. denotes Internal Connection. These pins must be left unconnected. Do not use for vias.

INPUT SIGNALS

RESET

The RESET input is asynchronous and active low. When RESET goes low, all registers are cleared within 15 nsecs. When RESET returns to a high level the data on the IOUT₇₋₀ and QOUT₇₋₀ buses will be invalid for 19 clock cycles, and both IVAL and QVAL will remain low during this period.

ICLK and **QCLK**

All synchronous functions performed within the I and Q channels of the device are referenced to the rising edge of the ICLK and QCLK inputs respectively. The ICLK and QCLK signals should nominally be square waves at a maximum frequency of 70 MHz. Non-repetitive ICLK and QCLK waveforms are permissible as long as the minimum durations of the positive and negative pulses are always greater than 4 nanoseconds.

IDATA₇₋₀ and QDATA₇₋₀

The 8-bit $IDATA_{7-0}$ and $QDATA_{7-0}$ buses are the inputs to the I and Q channels of the device, respectively. The signals can be presented in either two's complement or offset two's complement format. The formats are defined in the table below:

Code	Value in Two's comp.	Value in Offset two's comp.
80 _H	Most negative	Most negative
FF _H	-1	- 1/2 LSB
00 _H	Zero	+

TWOS

The formats of the data used on the $IDATA_{7-0}$ and $QDATA_{7-0}$ buses is determined by the state of the TWOS input. When this input is high the input data is assumed to be in two's complement format, and when low the data is assumed to be in offset two's complement format.

ICODE and **QCODE**

When the STEL-2410 is being used as a correlator the ICODE and QCODE signals are multiplied with the data on the IDATA₇₋₀ and QDATA₇₋₀ buses, respectively. A high level on these inputs multiplies the data on the IDATA₇₋₀ and QDATA₇₋₀ buses by -1, and a low level multiplies the data by +1. The contents of the I and Q accumulators will then give the correlation product of the I and Qchannels, respectively. When the device is being used as an accumulator the ICODE and QCODE inputs will normally be set to a high level.

IDMP and QDMP

The IDMP and QDMP and inputs control the framing of data in the I and Q accumulators, respectively. On the rising edge of the ICLK or QCLK following the falling edge of IDMP or QDMP, respectively, the contents of the corresponding accumulator is dumped into the dump register and the accumulator is cleared. The accumulator immediately restarts accumulating at the next rising edge of the clock, without any break. The data at the accumulator input at the rising edge of the clock following the falling edge of the dump signal will be accumulated before the dump occurs. Following the falling edge of IDMP or QDMP, IVAL or QVAL, respectively, will go low 4 clock cycles later, signifying that the corresponding output has become invalid. The IVAL or QVAL output will go high again after 16 clock cycles, indicating that the new accumulator value is now valid in the output port.

IADDR₃₋₀ and QADDR₃₋₀

The two address buses IADDR₃₋₀ and QADDR₃₋₀ control the significance of the 8-bit output windows of the I and Q channels, respectively. The dump register bits viewable in the output windows are set as shown in the table below:

ADDR ₃₋₀	Acc. Field View
$0_{\rm H}$	Bits 0 (LSB) - 7
1 _H	Bits 1 - 8
2 _H	Bits 2 - 9
3 _H	Bits 3 - 10
4_{H}	Bits 4 - 11
5 _H	Bits 5 - 12
6 _H	Bits 6 - 13
$7_{ m H}$	Bits 7 - 14
8 _H	Bits 8 - 15
9 _H	Bits 9 - 16
A_{H}	Bits 10 - 17
B_{H}	Bits 11 - 18
C _H	Bits 12 - 19
D_{H}	Bits 13 - 20
E _H	Bits 14 - 21
F _H	Bits 15 - 22 (MSB)

This table applies to both the I and Q channels, and they are set independently.

SAT

The SAT input controls the overflow characteristics of the output data appearing at the $IOUT_{7-0}$ and $QOUT_{7-0}$ buses. When SAT is set high the data will saturate on overflow, as indicated by the corresponding overflow flag being set. If the overflow is positive the output value will be set to $7F_H$, and if it is negative the value will be set to 80_H , so that the MSB will always indicate the sign of the output data. When SAT is set low the output data will be the same as the corresponding bits in the dump register and the data will not be valid if the corresponding overflow flag is set.

ADDEN

When the ADDEN input is set low the IADDR₃₋₀ and QADDR₃₋₀ bus inputs are enabled, and when it is set high they are disabled and remain set to their previous values.

IOEN and QOEN

The IOEN and QOEN inputs control the I and Q channel outputs, respectively. When either of these signals is set low the corresponding output channel is enabled, and when set high the corresponding output channel bus is set to a high impedance.

OUTPUT SIGNALS

IOUT, and QOUT,

The IOUT₇₋₀ and QOUT₇₋₀ buses allow the contents of the I and Q dump registers, respectively, to be read by a control processor. The output fields are determined by the IADDR₃₋₀ and QADDR₃₋₀ values as shown in the table on Page 4, and the bus states are controlled by the IOEN and QOEN signals. When the bus values are valid the IVAL and/or QVAL outputs will be set high. The outputs signals are in offset two's complement code.

IVAL and **QVAL**

The IVAL and QVAL signals indicate the validity of the data on the IOUT₇₋₀ and QOUT₇₋₀ buses. When either of these signals is low the data on the corresponding bus will be invalid, and when high it will be valid. IVAL and QVAL will both go low after a reset, and either one will also go low after the falling edge of the corresponding dump signal.

IOVF and QOVF

The IOVF and QOVF outputs are the overflow flags of the I and Q outputs, respectively. When either one is set high it indicates that the data on the corresponding output bus is in an overflow condition. These signals can be used to find the most significant bit of the output data very quickly by incrementing the appropriate address until the overflow flag resets.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Warning: Stresses greater than those shown below may cause permanent damage to the device. Exposure of the device to these conditions for extended periods may also affect device reliability. All voltages are referenced to $V_{\rm SS}$.

Symbol	Parameter	Range	Units
T_{stg}	Storage Temperature	∫-40 to +125	°C (Plastic package)
		\-65 to +150	°C (Ceramic package)
V_{DDmax}	Supply voltage on V _{DD}	-0.3 to + 7	volts
$V_{I(max)}$	Input voltage	-0.3 to $V_{DD} + 0.3$	volts
I _i	DC input current	± 10	mA


RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Range Units		
V _{DD}	Supply Voltage Operating Temperature (Ambient)	$ \begin{cases} +5 \pm 5\% \\ +5 \pm 10\% \\ 0 \text{ to } +70 \\ -55 \text{ to } +125 \end{cases} $	Volts	(Commercial) (Military) (Commercial) (Military)


D.C. CHARACTERISTICS (Operating Conditions: $V_{DD} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0^{\circ}$ to 70° C, Commercial $V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -55^{\circ}$ to 125° C, Military)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
$I_{DD(Q)}$	Supply Current, Quiescent			1.0	mA	Static, no clock	
I_{DD}	Supply Current, Operational			2.0	mA/MHz	$f_{MCLK} = 70 \text{ MHz}$	
V _{IH(min)}	High Level Input Voltage						
	Standard Operating Conditions	2.0			volts	Logic '1'	
	Extended Operating Conditions	2.25			volts	Logic '1'	
$V_{\text{IL}(\text{max})}$	Low Level Input Voltage			0.8	volts	Logic '0'	
I _{IH(min)}	High Level Input Current	10	35	110		μA $V_{IN} = V_{DD}$	
$I_{IL(max)}$	Low Level Input Current			-10		μA $V_{IN} = V_{SS}$	
$V_{OH(min)}$	High Level Output Voltage	2.4	4.5		volts	$I_0 = -4.0 \text{ mA}$	
$V_{OL(max)}$	Low Level Output Voltage		0.2	0.4	volts	$I_0 = +4.0 \text{ mA}$	
I_{OS}	Output Short Circuit Current	20	65	130	mA	$V_{OUT} = V_{DD}$, $V_{DD} = max$	
		-10	-45	-130	mA	$V_{OUT} = V_{SS}, V_{DD} = max$	
C _{IN} C _{OUT}	Input Capacitance Output Capacitance		2 4		pF pF	All inputs All outputs	

RESET SEQUENCE




DUMP SEQUENCE



A.C. CHARACTERISTICS (Operating Conditions: $V_{DD} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0^{\circ}$ to 70° C, Commercial $V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = -55^{\circ}$ to 125° C, Military)

		Commercial		Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Conditions
t _{RS}	RESET Pulse Width	30				nsec.	
t _{CH}	CLK High	4		6		nsec.	$f_{MCLK} = 70 \text{ MHz}$
t _{CL}	CLK Low	4		6		nsec.	$f_{MCLK} = 70 \text{ MHz}$
t _{SU}	I/QDMP, I/QCODE or I/QDATA to						
	CLK and ADDR to ADDEN Setup	5		7		nsec.	
t _{HD}	I/QDMP, I/QCODE or I/QDATA to						
	CLK and ADDR to ADDEN Setup	5		7		nsec.	
$t_{ m LS}$	I/QDMP pulse width	20		25		nsec.	
t_{DZ}	Delay, I/QOEN to I/QVAL Hi-Z	3	9	2	11	nsec.	Load = $20 pF max$.
t_{DZ}	Delay, I/QOEN to I/QVAL valid	3	9	2	11	nsec.	Load = 20 pF max .
t_{CV}	Delay, I/QCLK to I/QVAL	1	20		24	nsec.	Load = $20 pF max$.
t _{CO}	Delay, I/QCLK to I/QOUT		30		35	nsec.	Load = 20 pF max.
t _{AO}	Delay, ADDR to I/QOUT		35		42	nsec.	Load = $20 pF max$.
t _{EO}	Delay, ADDEN to I/QOUT		35		42	nsec.	Load = 20 pF max.

TYPICAL APPLICATION - LONG CODE SPREAD SPECTRUM RECEIVER



FOR FURTHER INFORMATION CALL OR WRITE STANFORD TELECOMMUNICATIONS

ASIC & Custom Products Division

Tel: (408) 541-9031 Fax: (408) 541-9030

480 Java Drive • Sunnyvale, CA 94089-1125

© 1989 - 1994 Stanford Telecommunications, Inc. 9/94