MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

1Mx4 CMOS Dynamic RAM Static Column

The MCM514402A is a 0.7μ CMOS high-speed, dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost. The static column mode feature allows column data to be accessed upon the column address transition when \overline{RAS} and \overline{CS} are held low, similar to static RAM operation.

The MCM514402A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300 mil and 350 mil J-lead small outline packages, and a 100 mil zig-zag in-line package (ZIP).

- Three-State Data Output
- Static Column Mode
- Test Mode
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM514402A = 16 ms
- Fast Access Time (tRAC):

MCM514402A-60 = 60 ns (Max)

MCM514402A-70 = 70 ns (Max)

MCM514402A-80 = 80 ns (Max)

MCM514402A-10 = 100 ns (Max)

• Low Active Power Dissipation:

MCM514402A-60 = 660 mW (Max) MCM514402A-70 = 550 mW (Max)

MCME14400A 00 400 -- M (Max)

MCM514402A-80 = 468 mW (Max)

MCM514402A-10 = 413 mW (Max)

Low Standby Power Dissipation:

MCM514402A = 11 mW (Max, TTL Levels)

MCM514402A = 5.5 mW (Max, CMOS Levels)

PIN NAMES A0-A9 Address Input DQ0-DQ3 Data Input/Output G Output Enable W Read/Write Input RAS Row Address Strobe CS Chip Select VCC Power Supply (+5 V) VSS Ground

MCM514402A



NJ PACKAGE 300 MIL SOJ CASE 822



J PACKAGE 350 MIL SOJ CASE 822A



Z PACKAGE
PLASTIC
ZIG-ZAG IN-LINE
CASE 836

PIN ASSIGNMENT


100 MIL ZIP

300 A	ND 350 N	ИL	SOJ	\overline{G}	1 = =	2	
DQ0 [1	26	v _{ss}	DQ2	3==	4	<u>cs</u>
DQ1	2	25	DQ3	V_{SS}	5	==	DQ3
W	3	24] DQ2	'55	7	6	DQ0
RAS [4	23] cs	DQ1	= =	8	W
A9 [5	22	□ā	RAS	9 = =	10	**
				••	11	= =	A9
				A0	13	12	A 1
A0 [9	18] A8	A2	= =	14	
A1 🛚	10	17] A7	VCC	15		A 3
A2 [11	16] A6		17	16	A4
A3 [12	15] A5	A5	==	18	A 6
V _{CC} [13	14] A4	A 7	19	20	Au
			I			= =	A8

This document contains information on a new product. Specifications and information herein are subject to change without notice.



MOTOROLA



ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	700	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } 70^{\circ}\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	V _{SS}	0	0	0]	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM514402A-60, t_{RC} = 110 ns MCM514402A-70, t_{RC} = 130 ns MCM514402A-80, t_{RC} = 150 ns MCM514402A-10, t_{RC} = 180 ns	ICC1		120 100 85 75	mA	2, 3
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CS} = V_{IH}$)	lCC2	I	2.0	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles (\overline{CS} = V_{IH}) MCM514402A-60, t_{RC} = 110 ns MCM514402A-70, t_{RC} = 130 ns MCM514402A-80, t_{RC} = 150 ns MCM514402A-10, t_{RC} = 180 ns	ССЗ		120 100 85 75	mA	2, 3
$\begin{array}{l} V_{CC} \ \mbox{Power Supply Current During Static Column Mode Cycle } (\overline{\mbox{RAS}} = \overline{\mbox{CS}} = V_{IL}) \\ \mbox{MCM514402A-60, t}_{SC} = 35 \ \mbox{ns} \\ \mbox{MCM514402A-70, t}_{SC} = 40 \ \mbox{ns} \\ \mbox{MCM514402A-80, t}_{SC} = 45 \ \mbox{ns} \\ \mbox{MCM514402A-10, t}_{SC} = 55 \ \mbox{ns} \\ \end{array}$	ICC4	— — — —	95 85 75 65	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CS = V _{CC} -0.2 V)	lCC5		1.0	mA	
V_{CC} Power Supply Current During \overline{CS} Before \overline{RAS} Refresh Cycle MCM514402A-60, t_{RC} = 110 ns MCM514402A-70, t_{RC} = 130 ns MCM514402A-80, t_{RC} = 150 ns MCM514402A-10, t_{RC} = 180 ns	lcce	<u>.</u> —	120 100 85 75	mA	2
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	~ 10	10	μА	
Output Leakage Current ($\overline{\text{CS}} = V_{\text{IH}}$, 0 V \leq V _{out} \leq 5.5 V)	lkg(O)	-10	10	μА	
Output High Voltage (I _{OH} = -5 mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	V _{OL}		0.4	٧	

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance A0-A9	C _{in}	5	pF	4
\overline{G} , \overline{RAS} , \overline{CS} , \overline{W}		7		
I/O Capacitance (CS = V _{IH} to Disable Output) DQ0–DQ3	C _{I/O}	7	pF	4

- 1. All voltage referenced to V_{SS} .
- 2. Current is a function of cycle rate and output loading; maximum currents are specified cycle time (minimum) with the output open.
- 3. Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CS} = V_{IH}$.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	bol	51440	2A-60	51440	2A-70	51440	2A-80	51440	2A-10		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	110	_	130	_	150		180	_	ns	5
Read-Write Cycle Time	tRELREL	t _{RWC}	165	_	185		205	_	245		ns	5
Static Column Mode Cycle Time	tAVAV	tsc	35	_	40	_	45	_	55		ns	
Static Column Mode Read-Write Cycle Time	†AVAV	tSRWC	90	_	100		110	_	135	_	ns	
Access Time from RAS	^t RELQV	tRAC	_	60	_	70		80	_	100	ns	6, 7
Access Time from CS	†CELQV	tCAC	_	20		20	_	20		25	ns	6, 8
Access Time from Column Address	†AVQV	t _{AA}	-	30	_	35	-	40	_	50	ns	6, 9
Access Time from Last Write	tWLQV	tALW		55	_	65		75	_	95	ns	6, 10
CS to Output in Low-Z	†CELQX	tCLZ	0	_	0	_	0	_	0		ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	tOFF	0	20	0	20	0	20	0	20	ns	11
Data Out Hold from Address Change	†AXQX	^t AOH	5	_	5	_	5	_	5		ns	
Data Out Enable from Write	twhqv	tow	_	20	_	20		20	_	25	ns	
Transition Time (Rise and Fall)	tT	t _T	3	50	3	50	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	40	_	50	_	60	_	70		ns	
RAS Pulse Width	t _{RELREH}	tRAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	^t RASC	60	200 k	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	tCELREH	tRSH	20		20	_	20	_	25	_	ns	
CS Hold Time	†RELCEH	tCSH	60		70		80	_	100		ns	
CS Pulse Width	†CELCEH	tcs	20	10 k	20	10 k	20	10 k	25	10 k	ns	
CS Pulse Width (Static Column Mode)	[†] CELCEH	tcsc	20	200 k	20	200 k	20	200 k	25	200 k	ns	
RAS to CS Delay Time	^t RELCEL	tRCD	20	40	20	50	20	60	25	75	ns	12
RAS to Column Address Delay Time	†RELAV	^t RAD	15	30	15	35	15	40	20	50	ns	13
CS to RAS Precharge Time	†CEHREL	tCRP	5		5		5		10	_	ns	

(continued)

- 1. VIH min and VII max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. Assumes that $t_{LWAD} \ge t_{LWAD}$ (max).
- 11. tOFF (max) and/or tGZ (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	ool	51440	2A-60	51440	2A-70	51440	2A-80	51440	2A-10		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
CS Precharge Time	†CEHCEL	^t CP	10		10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	t _{ASR}	0	_	0	_	0	_	0		ns	
Row Address Hold Time	†RELAX	†RAH	10	_	10		10		15		ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0		0		ns	
Column Address Hold Time	t _{CELAX}	^t CAH	15	_	15	_	15	_	20		ns	
Column Address Hold Time Referenced to RAS (Read Cycle)	^t RELAX	^t AR	70	_	80		90	_	115	_	ns	
Column Address to RAS Lead Time	[†] AVREH	^t RAL	30	_	35		40	_	50	_	ns	
Column Address Hold Time Reference to RAS High	^t REHAX	^t AH	5	_	5		5	_	10	_	ns	14
Last Write to Column Address Delay Time	tWLAV	^t LWAD	20	25	20	30	20	35	25	45	ns	15
Last Write to Column Address Hold Time	tWLAX	[†] AHLW	55	_	65	_	75		95		ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time Referenced to CS	tCEHWX	^t RCH	0	_	0		0	_	0	_	ns	16
Read Command Hold Time Referenced to RAS	^t REHWX	^t RRH	0	_	0	_	0		0		ns	16
Write Command Hold Time Referenced to CS	tCELWH	tWCH	10	_	15		15	_	20	_	ns	
Write Command Pulse Width	twlwh	tWP	10		15	_	15	_	20	_	ns	
Write Command Inactive Time	twhwL	tWI	10	_	10	_	10	_	10	_	ns	
Write Command to RAS Lead Time	tWLREH	^t RWL	20	_	20	_	20	_	25	_	ns	
Write Command to CS Lead	tWLCEH	tCWL	20	_	20		20	_	25	_	ns	
Data in Setup Time	†DVCEL	tDS	0		0		0	_	0	_	ns	17
Data in Hold Time	†CELDX	t _{DH}	15	_	15	_	15	-	20	_	ns	17
Refresh Period	tRVRV	tRFSH		16		16	_	16	_	16	ms	
Write Command Setup Time	tWLCEL	twcs	0		0		0	_	0	_	ns	18
CS to Write Delay	tCELWL	tCWD	50		50	_	50	_	60	_	ns	18
RAS to Write Delay	tRELWL	t _{RWD}	90	_	100	-	110	_	135	_	ns	18
Column Address to Write Delay Time	†AVWL	tAWD	60	_	65	_	70	—	85	_	ns	18
CS Setup Time for CS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	5	-	5	_	ns	
CS Hold Time for CS Before RAS Refresh	†RELCEH	tCHR	15	_	15		15	_	20	_	ns	

(continued)

- 14. tAH must be met for a read cycle.
- 15. Operation within the t_{LWAD} (max) limit ensures that t_{ALW} (max) can be met. t_{LWAD} (max) is specified as a reference point only; if t_{LWAD} is greater than the specified t_{LWAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 16. Either t_{RRH} or t_{RCH} must be staisfied for a read cycle.
- 17. These parameters are referenced to $\overline{\text{CS}}$ leading edge in early write cycles and to $\overline{\text{W}}$ leading edge in read-write cycles.
- 18. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{RWD} ≥ t_{RWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPWD} ≥ t_{CPWD} (min) (page mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ, WRITE, AND READ-WRITE CYCLES (Concluded)

	Symi	ool	51440	2A-60	51440	2A-70	51440	2A-80	51440	2A-10		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS Precharge to CS Active Time	^t REHCEL	^t RPC	0	_	0	-	0	1	0	_	ns	
CS Precharge Time for CS Before RAS Counter Test	tCEHCEL	^t CPT	30	_	40	_	40	_	50	_	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10	_	10	_	10	_	20	_	ns	
G Access Time	^t GLQV	^t GA	_	20	_	20	_	20	_	25	ns	
G to Data Delay	^t GLHDX	^t GD	20	_	20	_	20	_	25	_	ns	
Output Buffer Turn-Off Delay Time from G	^t GHQZ	^t GZ	0	20	0	20	0	20	0	20	ns	11
G Command Hold Time	tWLGL	^t GH	20	_	20	_	20	_	25		ns	
Write Command Setup Time (Test Mode)	tWLREL	twts	10	-	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10	_	10	_	10		10	_	ns	
Write to RAS Precharge Time (CS Before RAS Refresh)	tWHREL	tWRP	10	_	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CS Before RAS Refresh)	^t RELWL	tWRH	10	_	10	_	10		10	_	ns	

READ CYCLE - tras $_{\overline{RAS}} \ \, {\stackrel{V_{IH}}{\sim}}$ tCSH-- trsh - tCRP -^tRCD tcs tRADtasa 🕶 ^tRAL **COLUMN ADDRESS** ^tRRH ^tROH †GA ← tCAC→

^tRAC


– HIGH Z -


 $_{\rm DQ0-DQ3} {\rm V_{OH}} -$

- t_Gz


VALID DATA OUT

EARLY WRITE CYCLE







READ-WRITE CYCLE




STATIC COLUMN MODE READ CYCLE




STATIC COLUMN MODE EARLY WRITE CYCLE (A)




STATIC COLUMN MODE READ-WRITE CYCLE




STATIC COLUMN MODE READ/WRITE MIXED CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CS BEFORE RAS REFRESH CYCLE (G and A0-A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CS BEFORE RAS REFRESH COUNTER TEST CYCLE



EVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is reguired for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by the row address strobe (RAS) clock, into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition latches the row address field. Column addresses are not latched, hence the "static column" designation of this device. Chip select (CS) active transition (active = VII, tRCD minimum) follows RAS on all read, write, or read-write cycles and is independent of column address. The static column feature allows greater flexibility in setting up the external column addresses into the RAM.

There are three other variations in addressing the 1Mx4 RAM: RAS only refresh cycle, CS before RAS refresh cycle, and Static Column mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, static column mode read cycle, read-write cycle, and static column mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS active transition latching the desired row. The write (\overline{W}) input level must be high (V_{IH}) , these (minimum) before the CS active transition, to enable read mode. A valid column address can be provided at any time (tRAD minimum), independent of the CS active transition.

Both the RAS and CS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both \overline{CS} and output enable (\overline{G}) control read access time; \overline{CS} and \overline{G} must be active (and column address must be valid) by tRCD maximum, and tRAC-tGA minimum, respectively, to guarantee valid data out (Q) at tRAC (access time from \overline{RAS} active transition). If the t_{RCD} maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the $\overline{\text{CS}}$ or $\overline{\text{G}}$ clock active transition (tCAC or tGA).

The RAS and CS clocks must remain active for a minimum time of t_{RAS} and t_{CS} respectively, to complete the read cycle. The column address must remain valid for tAH after RAS inactive transition to complete the read cycle. W must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after RAS or CS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of the to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the \overline{CS} and \overline{G} clocks are active. When either the $\overline{\text{CS}}$ or $\overline{\text{G}}$ clock transitions to inactive, the output will switch to High Z (three-state) toFF or toZ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, static column mode early write, and static column mode read-write. Early and late write modes are discussed here, while static column mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE **RAM.** Write mode is enabled by the transition of \overline{W} to active (VII). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CS} leading edge. Minimum active time t_{BAS} and t_{CS}, and precharge time t_{BP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before CS active transition. Column address set up and hold times (tASC, tCAH), and data in (D) set up and hold times (t_{DS} , t_{DH}) are referenced to \overline{CS} in an early write cycle. RAS and CS clocks must stay active for tRWI and tCWI, respectively, after the start of the early write operation to complete the cycle.

Q remains in three-state condition throughout an early write cycle because W active transition precedes or coincides with \overline{CS} active transition, keeping data-out buffers and \overline{G} disabled.

A late write cycle (referred to G-controlled write) occurs when \overline{W} active transition is made after \overline{CS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after CS active transition, (t_{RCD} + t_{CWD} + t_{RWL} + 2t_T) ≤ trans, if other timing minimums (trans, trans, and tr) are maintained. Column address and D timing parameters are referenced to $\overline{\mathbf{W}}$ active transition in a late write cycle. Output buffers are enabled by CS active transition but Q may be indeterminate—see note 18 of ac operating conditions table. Parameters t_{RWL} and t_{CWL} also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for town and/or town minimum, to guarantee valid Q before writing the bit.

STATIC COLUMN MODE CYCLES

Static column mode refers to multiple successive data operations performed at any or all 1024 column locations on the selected row of the 1M x 4 dynamic RAM during one RAS cycle. Read access time of multiple operations (tAA or tCAC) is considerably faster than the regular RAS clock access time t_{RAC}. Multiple operations can be performed simply by keeping RAS active. CS may be toggled between active and inactive states at any time within the RAS cycle.

Once the timing requirements for the initial read, write, or read-write cycle are met and RAS remains low, the device is ready for the next operation. Operations can be intermixed in any order, at any column address, subject to normal operating conditions previously described. Every write operation must be clocked with either CS or W, as indicated in static column mode early write cycle timing diagrams A and B. Column address and D timing parameters are referenced to the signal clocking the write operation. CS must be toggled inactive (tcp) to perform a read operation after an early write operation (to turn output on), as indicated in static column mode read/ write mixed cycle timing diagram. The maximum number of consecutive operations is limited to t_{RASC}. The cycle ends when RAS transitions to inactive.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM514402A require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514402A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM514402A.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoded. Three other mehtods of refresh, **RAS-only refresh**, **CS before RAS refresh**, and **hidden refresh** are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CS Before RAS Refresh

CS before RAS refresh is enabled by bringing CS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time t_{WRP} before and time t_{WRH} after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CS} before \overline{RAS} refresh.

CS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the "1"s which were written in step 2 in normal read mode.
- Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read "0" which were written in step 4 in normal read mode.
- 6. Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512 \times 8) allows it to be tested as if it were a 512K×4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0-B7) in parallel. External data out is

determined by the internal test mode logic of the device. See following truth table and test mode block diagram.

W. CS before RAS timing puts the device in "Test Mode". as shown in the test mode timing diagram. A "CS before RAS" refresh cycle or A "RAS only" refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a "W, CS before RAS" refresh cycle which uses the internal refresh address counter.

TEST MODE TRUTH TABLE

D	B0, B1	B2, B3	B4, B5	B6, B7	Q
0	0	0	0	0	1
1	1	1	1	1	1 1
_		Any	Other		0

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5.0 V ±10%, T_A = 0 to 70°C, Unless Otherwise Noted)


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Syml	ool	51440	2A-60	51440	2A-70	51440	2A-80	51440	2A-10		
Parameter	Std.	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	[†] RC	115	_	135	_	155	_	185	_	ns	5
Static Column Mode Cycle Time	†AVAV	tsc	40	_	45	_	50	_	60	_	ns	
Access Time from RAS	^t RELQV	†RAC	_	65	_	75		85	_	105	ns	6, 7
Access Time from CS	t _{CELQV}	tCAC		25	_	25	-	25	_	30	ns	6, 8
Access Time from Column Address	†AVQV	^t AA	_	35	_	40	_	45	_	55	ns	6, 9
RAS Pulse Width	^t RELREH	†RAS	65	10 k	75	10 k	85	10 k	105	10 k	ns	
RAS Pulse Width (Static Column Mode)	^t RELREH	^t RASC	65	200 k	75	200 k	85	200 k	105	200 k	ns	
RAS Hold Time	^t CELREH	^t RSH	25		25	_	25		30		ns	
CS Hold Time	t _{RELCEH}	t _{CSH}	65	_	75		85		105		ns	
CS Pulse Width	^t CELCEH	tcs	25	10 k	25	10 k	25	10 k	30	10 k	ns	
CS Pulse Width (Static Column Mode)	tCELCEH	tcsc	25	200 k	25	200 k	25	200 k	30	200 k	ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	35	_	40	_	45	_	55		ns	


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VII (or between VII and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specification for t_{BC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and $V_{OL} = 0.8 V$.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).

\overline{W} , \overline{CS} BEFORE \overline{RAS} REFRESH CYCLE (TEST MODE ENTRY) (G and A0-A9 are Don't Care)







TEST MODE - EARLY WRITE CYCLE




TEST MODE - STATIC COLUMN MODE READ CYCLE




TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (A)




TEST MODE - STATIC COLUMN MODE EARLY WRITE CYCLE (B)



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers— MCM514402ANJ60 MCM514402ANJ70

MCM514402ANJ70 MCM514402ANJ80 MCM514402ANJ10 MCM514402ANJ60R2 MCM514402ANJ70R2 MCM514402ANJ80R2

MCM514402ANJ10R2

MCM514402AZ60 MCM514402AZ70 MCM514402AZ80 MCM514402AZ10


MCM514402AJ60 MCM514402AJ70 MCM514402AJ80

MCM514402AJ10

MCM514402AJ60R2 MCM514402AJ70R2 MCM514402AJ80R2 MCM514402AJ10R2

PACKAGE DIMENSIONS

NJ PACKAGE 300 MIL SOJ CASE 822-03




1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION & & B DO NOT INCLUDE MOLD PROTRUSION. MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006)
PER SIDE.
4. DIM R TO BE DETERMINED AT DATUM—T—.
5. FOR LEAD IDENTIFICATION PURPOSES, PIN POSITIONS 6.7.8,19.20, & 21 ARE NOT USED.
6. 822-01 AND -02 OBSOLETE, NEW STANDARD 822-03.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.02	17.27	0.670	0.680
В	7.50	7.74	0.295	0.305
C	3.26	3.75	0.128	0.148
D	0.39	0.50	0.015	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032
G	1.27	BSC	0.050	BSC
н		0.50		0.020
K	0.89	1.14	0.035	0.045
L	2.54	BSC	0.10	BSC
M	_0°	10°	0°	10°
N	0.89	1.14	0.035	0.045
P	8.39	8.63	0.330	0.340
R	6.61	6.98	0.260	0.275
S	0.77	1.01	0.030	0.040

PACKAGE DIMENSIONS

J PACKAGE 350 MIL SOJ **CASE 822A-01**



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION, MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006) PER SIDE. 4. DIMENSION A & B INCLUDE MOLD MISMATCH AND ARE DETERMINED AT THE PARTING LINE. AT THE PARTING LINE.

5. DIM R TO BE DETERMINED AT
DATUM -T-.

6. FOR LEAD IDENTIFICATION PURPOSES,
PIN POSITIONS 6,7,8,19,20, & 21
ARE NOT USED.

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	17.02	17.27	0.670	0.680
В	8.77	9.01	0.345	0.355
C	3.26	3.75	0.128	0.148
D	0.41	0.50	0.016	0.020
E	2.24	2.48	0.088	0.098
F	0.67	0.81	0.026	0.032

0.050 BSC 0.025 | ---1.27 BSC
 0.64
 —
 0.025
 —

 2.54
 BSC
 0.100
 BSC


 0.89
 1.14
 0.035
 0.045

 9.66
 9.90
 0.380
 0.390

 7.88
 8.25
 0.310
 0.325

 0.77
 1.01
 0.030
 0.040

Z PACKAGE ZIG-ZAG IN-LINE CASE 836-02




1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION H TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSIONS A, B, AND S DO NOT INCLUDE MOLD PROTRUSION. 5. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25(0.010). 6. 836-01 OBSOLETE, NEW STANDARD 836-02.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	25.53	25.90	1.005	1.020
В	8.59	8.89	0.338	0.350
C	2.75	2.94	0.108	0.116
D	0.45	0.55	0.018	0.022
G	1.27 BSC		0.050 BSC	
Н	2.44	2.64	0.097	0.103
J	0.23	0.33	0.009	0.013
K	3.18	3.55	0.125	0.140
L	0.64 BSC		0.025 BSC	
М	0°	4°	0°	4°
R	0.89	1.39	0.035	0.055
S	9.66	10.16	0.380	0.400

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and @ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.


PACKAGE DIMENSIONS (TOSHIBA ASSEMBLED) IDENTIFIED BY TOPSIDE DATE CODE "ZZZZ...."



	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	17.03	17.27	0.670	0.680	
В	7.70	7.70 TYP		0.303 TYP	
C	3.45	3.75	0.136	0.148	
D	0.41	0.50	0.016	0.020	
E	_		_	_	
F	0.66	0.81	0.026	0.032	
G	1.27 BSC		0.050 BSC		
Н	_	_		_	
K	0.80		0.031	_	
L			_		
М	_			_	
N		_	_		
P	8.38	8.60	0.330	0.339	
R	6.80 TYP		0.268 TYP		
ş					



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	17.03	17.27	0.670	0.680
В	8.89 TYP		0.350 TYP	
С	3.45	3.75	0.136	0.148
D	0.41	0.50	0.016	0.020
E		_		
F	0.66	0.81	0.026	0.032
G	1.27 BSC		0.050 BSC	
K	0.80		0.031	
L		_		
N	_	ł		
Р	9.66	9.90	0.380	0.390
R	8.06 TYP		0.317 TYP	
S				



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	25.60	26.00	1.008	1.024
В	8.60	9.00	0.339	0.354
С		3.05		0.120
D	0.40	0.60	0.016	0.024
G	1.27 BSC		0.050 BSC	
н	2.54 TYP		0.100 TYP	
J	0.20	0.35	0.008	0.014
K	3.20	3.80	0.126	0.150
L			_	
М				
R	0.80	1.20	0.031	0.047
S	_	10.16		0.400

NOTE: Package width and length do not include mold protrusion, maximum allowable mold protrusion is 0.15 mm per side.