

8 M-WORD BY 72-BIT SYNCHRONOUS DYNAMIC RAM MODULE  
BUFFERED TYPE**Description**

The MC-458BA72 is a 8,388,608 words by 72 bits synchronous dynamic RAM module on which 9 pieces of 64 M SDRAM :  $\mu$ PD4564821 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

**Features**

- 8,388,608 words by 72 bits organization
- Clock frequency and Burst cycle time

Family	/CAS Latency	Clock frequency (MAX.)	Burst cycle time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-458BA72-A10	CL = 3	100 MHz	10 ns	4.644 W	64.8 mW (CMOS level input)
	CL = 2	67 MHz	15 ns	4.482 W	
MC-458BA72-A12	CL = 3	83 MHz	12 ns	4.644 W	
	CL = 2	55 MHz	18 ns	4.158 W	

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Dual internal banks controlled by BA0 (Bank Select)
- Programmable burst-length (1, 2, 4, 8 and Full Page)
- Programmable wrap sequence (Sequential/Interleave)
- Programmable /CAS latency (2, 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- Single +3.3 + 0.3 / - 0.15 V power supply
- LVTTTL compatible
- 4,096 refresh cycles/64 ms
- Burst termination by Burst Stop command and Precharge command
- 200-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Buffered type
- Serial PD

The information in this document is subject to change without notice.


**Ordering Information**

Part number	Clock frequency MHz (MAX.)	Package	Mounted devices
MC-458BA72F-A10	100 MHz	200-pin Dual In-line Memory Module (Socket Type) Edge connector : Gold plated	9 pieces of 64M SDRAM : $\mu$ PD4564821G5 (400 mil TSOP (II)) [Single side]
MC-458BA72F-A12	83 MHz		

Pin Configuration


200-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plated)

[ MC-458BA72F ]



- A0 - A12 : Address Inputs
- [Row : A0 - A12, Column : A0 - A8]
- BA0 (A13) : SDRAM Bank Select
- DQ0 - DQ71 : Data Inputs/Outputs
- CLK0 : Clock Input
- CKE0 : Clock Enable Input
- /CS0 : Chip Select Input
- /RAS : Row Address Strobe
- /CAS : Column Address Strobe
- /WE : Write Enable
- DQM : DQ Mask Enable
- IN, OUT : Unbuffered Physical Detect Input/Output (separate)
- SA0 - SA2 : Address Input for EEPROM
- SDA : Serial Data I/O for PD
- SCL : Clock Input for PD
- Vcc : Power Supply
- VccQ : Power Supply for Data Input/Output
- Vss : Ground
- VssQ : Ground for Data Input/Output
- NC : No Connection

Block Diagram



Remarks 1. A  $10\Omega \pm 5\%$  resistor shall be wired in series with DQ0 - DQ71 near the card edge connector.

All clock line outputs from the PLL CLOCK BUFFER shall be equal length.

2. D0 - D8 :  $\mu$ PD4564821 (4M words  $\times$  8 bits  $\times$  2 banks)

**Electrical Specifications (Preliminary)**

- All voltages are referenced to V<sub>SS</sub> (GND).
- After power up, wait more than 100  $\mu$ s and then, execute power on sequence and auto refresh before proper device operation is achieved.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	V <sub>CC</sub>		-0.5 to +4.6	V
Voltage on input pin relative to GND	V <sub>I</sub>		-0.5 to +4.6	V
Short circuit output current	I <sub>O</sub>		50	mA
Power dissipation	P <sub>D</sub>		12	W
Operating ambient temperature	T <sub>A</sub>		0 to +70	°C
Storage temperature	T <sub>STG</sub>		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>CC</sub>		3.15	3.3	3.6	V
High level input voltage	V <sub>IH</sub>		2.0		V <sub>CC</sub> +0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3		+0.8	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C

**Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I1</sub>	A0 - A12, BA0, CKE0, /CS0, /RAS, /CAS, /WE, DQM			15	pF
	C <sub>I2</sub>	CLK0			8	
Data input/output capacitance	C <sub>IO</sub>	DQ0 - DQ71			10	pF

**DC Characteristics (Recommended Operating Conditions unless otherwise noted)**


Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current	I <sub>CC1</sub>	Burst length = 1 t <sub>BC</sub> ≥ t <sub>BC(MIN)</sub> I <sub>O</sub> = 0 mA	/CAS latency = 2	-A10	930	mA	1
				-A12	885		
			/CAS latency = 3	-A10	975		
				-A12	930		
Precharge standby current in power down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = 15 ns		27	mA	2	
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = ∞		18			
Precharge standby current in non power down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN)</sub> , Input signals are changed one time during 30 ns.		180	mA	2	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = ∞ Input signals are stable.		54			
Active standby current in power down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = 15 ns		45	mA	2	
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(MAX)</sub> , t <sub>CK</sub> = ∞		36			
Active standby current in non power down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN)</sub> , Input signals are changed one time during 30 ns.		225	mA	2	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(MIN)</sub> , t <sub>CK</sub> = ∞ Input signals are stable.		90			
Operating current (Burst mode)	I <sub>CC4</sub>	t <sub>CK</sub> ≥ t <sub>CK(MIN)</sub> I <sub>O</sub> = 0 mA	/CAS latency = 2	-A10	1,020	mA	3
				-A12	930		
			/CAS latency = 3	-A10	1,245		
				-A12	1,155		
Refresh current	I <sub>CC5</sub>	t <sub>BC</sub> ≥ t <sub>BC(MIN)</sub>	/CAS latency = 2	-A10	1,245	mA	4
				-A12	1,155		
			/CAS latency = 3	-A10	1,290		
				-A12	1,200		
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2 V		18	mA	2	
Input leakage current	I <sub>IQJ</sub>	V <sub>I</sub> = 0 to 3.6 V, All other pins not under test = 0 V	-10	+10	μA		
Output leakage current	I <sub>OQJ</sub>	DOUT is disabled, V <sub>O</sub> = 0 to 3.6 V	-5	+5	μA		
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -2.0 mA	2.4		V		
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +2.0 mA		0.4	V		

- Notes**
- I<sub>CC1</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC1</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.
  - V<sub>CC</sub> - 0.2 V ≤ V<sub>IH(CLK)</sub> ≤ V<sub>IH(MAX)</sub>, 0 V ≤ V<sub>IL</sub> ≤ 0.2 V
  - I<sub>CC4</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC4</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.
  - I<sub>CC5</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN)</sub>.

**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**


- AC measurements assume  $t_r = 1$  ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- If  $t_r$  is longer than 1 ns, reference level for measuring timing of input signals is  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$ .
- An access time is measured at 1.4 V.



**Synchronous Characteristics**

Parameter		Symbol	-A10		-A12		Unit	Note
			MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	t <sub>CK3</sub>	10	(100 MHz)	12	(83 MHz)	ns	
	/CAS latency = 2	t <sub>CK2</sub>	15	(67 MHz)	18	(55 MHz)	ns	
Access time from CLK	/CAS latency = 3	t <sub>AC3</sub>		8.5		9.5	ns	1
	/CAS latency = 2	t <sub>AC2</sub>		9.5		11.5	ns	1
Input CLK duty cycle			40	60	40	60	%	
Data-out hold time		t <sub>OH</sub>	2.5		2.5		ns	1
Data-out low-impedance time		t <sub>LZ</sub>	0		0		ns	
Data-out high-impedance time		t <sub>HZ</sub>	3.5	8	3.5	8	ns	
Data-in setup time		t <sub>DS</sub>	3.0		3.5		ns	
Data-in hold time		t <sub>DH</sub>	1.5		2.0		ns	
Address setup time		t <sub>AS</sub>	3.5		3.5		ns	
Address hold time		t <sub>AH</sub>	0.5		0.5		ns	
CKE setup time		t <sub>CKS</sub>	3.5		3.5		ns	
CKE hold time		t <sub>CKH</sub>	0.5		0.5		ns	
CKE setup time (Power down exit)		t <sub>CKSP</sub>	3.5		3.5		ns	
Command (/CS0, /RAS, /CAS, /WE, DQM) setup time		t <sub>CMS</sub>	3.5		3.5		ns	
Command (/CS0, /RAS, /CAS, /WE, DQM) hold time		t <sub>CMH</sub>	0.5		0.5		ns	

**Note 1.** Output load



**Asynchronous Characteristics**

Parameter	Symbol	-A10		-A12		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
REF to REF/ACT command period	t <sub>RC</sub>	100		120		ns	
ACT to PRE command period	t <sub>RAS</sub>	60	120,000	72	120,000	ns	
PRE to ACT command period	t <sub>RP</sub>	30		36		ns	
Delay time ACT to READ/WRITE command	t <sub>RCO</sub>	30		36		ns	
ACT(one) to ACT(another) command period	t <sub>RCD</sub>	20		24		ns	
Data-in to PRE command period	t <sub>DPL</sub>	-1CLK + 10		-1CLK + 12		ns	
Data-in to ACT(REF) command period (Auto precharge)	/CAS latency = 3	t <sub>DAL3</sub>	1CLK + 30		1CLK + 30		ns
	/CAS latency = 2	t <sub>DAL2</sub>	30		30		ns
Mode register set cycle time	t <sub>RSC</sub>	20		20		ns	
Transition time	t <sub>r</sub>	1	30	1	30	ns	
Refresh time	t <sub>REF</sub>	64		64		ms	

**Relationship between Frequency and Latency**

Speed version	-A10		-A12	
Clock cycle time [ns]	10	15	12	18
Frequency [MHz]	100	66	83	55
/CAS latency + 1 cycle	3 + 1	2 + 1	3 + 1	2 + 1
t <sub>RCO</sub>	3	2	3	2
/RAS latency (/CAS latency + t <sub>RCO</sub> )	7	5	7	5
t <sub>RC</sub>	10	7	9	6
t <sub>RAS</sub>	6	4	6	4
t <sub>RCD</sub>	2	2	2	2
t <sub>RP</sub>	3	2	3	2
t <sub>DPL</sub>	0	0	0	0
t <sub>DAL</sub>	4	2	4	2

**Remark** All internal signals (A0-A12, BA0, /CS0, CKE0, /RAS, /CAS, /WE, DQM) from register are delayed by one cycle. Therefore, DQ is delayed by one cycle.

Serial PD (1/2)


Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes	
0	Defines the number of bytes written into serial PD memory	80H	1	0	0	0	0	0	0	0	128 bytes	
1	Total number of bytes of serial PD memory	08H	0	0	0	0	1	0	0	0	256 bytes	
2	Fundamental memory type	04H	0	0	0	0	0	1	0	0	SDRAM	
3	Number of rows	0DH	0	0	0	0	1	1	0	1	13 rows	
4	Number of columns	09H	0	0	0	0	1	0	0	1	9 columns	
5	Number of banks	01H	0	0	0	0	0	0	0	1	1 bank	
6	Data width	48H	0	1	0	0	1	0	0	0	72 bits	
7	Data width (continued)	00H	0	0	0	0	0	0	0	0	0	
8	Voltage interface	01H	0	0	0	0	0	0	0	1	LVTTL	
9	CL = 3 Cycle time	(-A10)	A0H	1	0	1	0	0	0	0	0	10 ns
		(-A12)	C0H	1	1	0	0	0	0	0	0	12 ns
10	CL =3 Access time	(-A10)	85H	1	0	0	0	0	1	0	1	8.5 ns
		(-A12)	95H	1	0	0	1	0	1	0	1	9.5 ns
11	DIMM configuration type	02H	0	0	0	0	0	0	1	0	ECC	
12	Refresh rate/type	80H	1	0	0	0	0	0	0	0	Normal	
13	SDRAM width	08H	0	0	0	0	1	0	0	0	x8	
14	Error checking SDRAM width	08H	0	0	0	0	1	0	0	0	x8	
15	Minimum clock delay	01H	0	0	0	0	0	0	0	1	1 clock	
16	Burst length supported	8FH	1	0	0	0	1	1	1	1	1,2,4,8,F	
17	Number of banks on each SDRAM	02H	0	0	0	0	0	0	1	0	2 banks	
18	/CAS latency supported	06H	0	0	0	0	0	1	1	0	2, 3	
19	/CS latency supported	01H	0	0	0	0	0	0	0	1	0	
20	/WE latency supported	01H	0	0	0	0	0	0	0	1	0	
21	SDRAM module attributes	16H	0	0	0	1	0	1	1	0	Buffered	
22	SDRAM device attributes : General											
23	CL = 2 Cycle time	(-A10)	F0H	1	1	1	1	0	0	0	0	15 ns
		(-A12)	30H	0	0	1	1	0	0	0	0	18 ns
24	CL = 2 Access time	(-A10)	95H	1	0	0	1	0	1	0	1	9.5 ns
		(-A12)	B5H	1	0	1	1	0	1	0	1	11.5 ns
25-26		00H	0	0	0	0	0	0	0	0		
27	tRP(MIN)	(-A10)	1EH	0	0	0	1	1	1	1	0	30 ns
		(-A12)	24H	0	0	1	0	0	1	0	0	36 ns
28	tRRD(MIN)	(-A10)	14H	0	0	0	1	0	1	0	0	20 ns
		(-A12)	18H	0	0	0	1	1	0	0	0	24 ns
29	tRCD(MIN)	(-A10)	1EH	0	0	0	1	1	1	1	0	30 ns
		(-A12)	24H	0	0	1	0	0	1	0	0	36 ns
30	tRAS(MIN)	(-A10)	3CH	0	0	1	1	1	1	0	0	60 ns
		(-A12)	48H	0	1	0	0	1	0	0	0	72 ns
31	Module bank density	10H	0	0	0	1	0	0	0	0	64Mbytes	
32-61		00H	0	0	0	0	0	0	0	0		
62	SPD revision	01H	0	0	0	0	0	0	0	1	1	
63	Checksum for bytes 0 - 62	(-A10)	93H	1	0	0	1	0	0	1	1	
		(-A12)	3FH	0	0	1	1	1	1	1	1	

Serial PD (2/2)

Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
64-71	Manufacture's JEDEC ID code										
72	Manufacturing location										
73-90	Manufacture's P/N										
91-92	Revision code										
93-94	Manufacturing date										
95-98	Assembly serial number										
99-126	Mfg specific										
126	Intel specification frequency	66H	0	1	1	0	0	1	1	0	66 MHz
127	Intel specification /CAS latency support	06H	0	0	0	0	0	1	1	0	2, 3







AC Parameters for Write Timing (Burst length = 4, /CAS latency = 2)



Remark All internal signals (A0 - A12, BA0, /CS0, CKED, /RAS, /CAS, /WE, DOM) from register are delayed by one cycle. Therefore, DQ is delayed by one cycle.

Package Drawing

200 PIN DUAL IN-LINE MODULE (SOKET TYPE)



ITEM	MILLIMETERS	INCHES
A	153.7±0.13	6.051 <sup>+0.006</sup> <sub>-0.005</sub>
B	19.05	0.750
C	77.47	3.050
D	6.35	0.250
D1	2.0	0.079
D2	3.125	0.123
E	26.67	1.050
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.91	0.351
J	31.130	1.226
K	83.82	3.300
L	10.0	0.394
M	38.1±0.13	1.500±0.006
M1	5.78 MIN.	0.227 MIN.
M2	5.45 MIN.	0.214 MIN.
N	4.0 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.00±0.10	0.157 <sup>+0.005</sup> <sub>-0.004</sub>
S	∅3.0	∅0.118
T	1.27±0.1	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 <sup>+0.003</sup> <sub>-0.002</sub>
X	2.54±0.10	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.