



Integrated Device Technology, Inc.

8K/16K x 9 CMOS DUAL-PORT STATIC RAM MODULES

PRELIMINARY
IDT7M1004
IDT7M1005

FEATURES:

- High density 8K/16K x 9 CMOS Dual-Port Static RAM modules
- Fast access times
 - commercial: 30, 35, 45, 55, 65ns
 - military: 40, 45, 55, 65, 80, 100ns
- Fully asynchronous read/write operation from either port
- Expand data bus width to 18 bits or more using external arbitration
- Surface mounted LCC packages allow through-hole module to fit on a 60-pin sidebraced DIP
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible

DESCRIPTION:

The IDT7M1004/1005 are 8K/16K x 9 high speed CMOS Dual-Port static RAM modules constructed on a co-fired ceramic substrate using 8 IDT7012 (2K x 9) Dual-Port RAMs or depopulated using only 4 IDT7012 Dual-Port RAMs. The

IDT7M1004/1005 modules are designed to be used for stand alone 9-bit word width systems where on-chip arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.


This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1004/1005 modules are packaged in a 60-pin ceramic sidebraced DIP (Dual In-line Package). Maximum access times as fast as 30ns are available over the commercial temperature range and 40ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAMS

IDT7M1005 (16K x 9)



2797 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


APRIL 1992

©1992 Integrated Device Technology, Inc.

DSC-70721


7-9-1

IDT7M1004 (8K x 9)



2797 drw 02

PIN CONFIGURATION



DIP
TOP VIEW

2797 drw 03

PIN NAMES⁽¹⁾

Left Port	Right Port	Names
L_CS	R_CS	Chip Selects
L_R/W	R_R/W	Read/Write Enables
L_OE	R_OE	Output Enables
L_A (0-13)	R_A (0-13)	Address Inputs
L_I/O (0-8)	R_I/O (0-8)	Data Input/Outputs
Vcc		Power
GND		Ground

2797 tbl 01

NOTE:

- On the IDT7M1004 option (8K x 9) L_A₁₃ and R_A₁₃ need to be connected to GND for proper operation of the module.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

2797 tbl 02

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

7

7-9-2

**RECOMMENDED DC
OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2797 tbl 03

1. V_{IL} ≥ -3.0V for pulse width less than 20ns.

**RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2797 tbl 04

CAPACITANCE TABLE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	IDT7M1004 Max.	IDT7M1005 Max.	Unit
C _{IN(1)}	Input Capacitance (A0-10, OE, R/W)	V _{IN} = 0V	100	55	pF
C _{IN(2)}	Input Capacitance (Data)	V _{IN} = 0V	100	55	pF
C _{IN(3)}	Input Capacitance (A11-13, CS)	V _{IN} = 0V	15	15	pF
C _{OUT}	Output Capacitance (Data)	V _{OUT} = 0V	100	55	pF

NOTE:

2797 tbl 05

1. This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT7M1004		IDT7M1005		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	40	—	80	μA
I _{LO}	Output Leakage	V _{CC} = Max. CS ≥ V _{IH} , V _{OUT} = GND to V _{CC}	—	40	—	80	μA
V _{OL}	Output Low Voltage	V _{CC} = Min. I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min. I _{OH} = -4mA	2.4	—	2.4	—	V

2797 tbl 06

Symbol	Parameter	Test Conditions	Commercial			Military			Unit
			Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	
I _{CC2}	Dynamic Operating Current (Both Ports Active)	V _{CC} = Max., CS ≤ V _{IL} , Outputs Open, f = f _{MAX}	—	500	870	—	560	860	mA
I _{CC1}	Standby Supply Current (One Port Inactive)	V _{CC} = Max., CS _L or CS _R ≥ V _{IH} Outputs Open, f = f _{MAX}	—	370	650	—	430	750	mA
I _{SB1}	Standby Supply Current (Both Ports Inactive)	V _{CC} = Max., CS _L and CS _R ≥ V _{IH} Outputs Open, f = f _{MAX}	—	280	560	—	280	560	mA
I _{SB2}	Full Standby Supply Current (Both Ports Inactive)	CS _L and CS _R ≥ V _{CC} - 0.2V V _{IN} > V _{CC} - 0.2V or < 0.2V, f = 0	—	60	120	—	120	240	mA

2797 tbl 07


NOTES:

1. IDT7M1004 (8K x 9) version only.
2. IDT7M1005 (16K x 9) version only.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2797 tbl 06



2797 drw 04

Figure 1. Output Load



2797 drw 05

Figure 2. Output Load (For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)

*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	-30 ⁽⁹⁾		-35 ⁽⁹⁾		-40		-45		-55		-65		-80 ⁽¹⁰⁾		-100 ⁽¹⁰⁾		Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Read Cycle																			
t _{RC}	Read Cycle Time	30	—	35	—	40	—	45	—	55	—	65	—	80	—	100	—	ns	
t _{AA}	Address Access Time	—	30	—	35	—	40	—	45	—	55	—	65	—	80	—	100	ns	
t _{ACS} ⁽²⁾	Chip Select Access Time	—	30	—	35	—	40	—	45	—	55	—	65	—	80	—	100	ns	
t _{OE}	Output Enable Access Time	—	15	—	20	—	20	—	25	—	30	—	35	—	40	—	45	ns	
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	3	—	3	—	5	—	5	—	5	—	5	—	5	—	5	—	ns	
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	15	—	15	—	15	—	20	—	25	—	30	—	35	—	40	ns	
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	3	—	3	—	3	—	5	—	5	—	5	—	5	—	5	—	ns	
t _{OCHZ} ⁽¹⁾	Output Disable to Output in High Z	—	15	—	15	—	15	—	20	—	25	—	30	—	35	—	40	ns	
t _{PU} ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
t _{PD} ⁽¹⁾	Chip Deselect to Power Up Time	—	50	—	50	—	50	—	50	—	50	—	50	—	50	—	50	ns	
Write Cycle																			
t _{WC}	Write Cycle Time	30	—	35	—	40	—	45	—	55	—	65	—	80	—	100	—	ns	
t _{EW} ⁽²⁾	Chip Select to End of Write	25	—	30	—	35	—	40	—	45	—	50	—	55	—	60	—	ns	
t _{AW}	Address Valid to End of Write	25	—	30	—	35	—	40	—	45	—	50	—	55	—	60	—	ns	
t _{AS}	Address Set-Up Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
t _{WP}	Write Pulse Width	25	—	30	—	35	—	35	—	40	—	50	—	55	—	60	—	ns	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
t _{DW}	Data Valid to End of Write	20	—	25	—	25	—	25	—	30	—	40	—	45	—	50	—	ns	
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	
t _{OCHZ} ⁽¹⁾	Output Disable to Output in High Z	—	15	—	15	—	15	—	20	—	25	—	30	—	35	—	40	ns	
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	—	15	—	15	—	15	—	20	—	25	—	30	—	35	—	40	ns	
t _{OW} ⁽¹⁾	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	0	—	0	—	0	—	ns	


2797 tbl 09

NOTES:


1. This parameter is guaranteed by design but not tested.
2. To access RAM array, $\overline{CS} \leq V_{IL}$.
3. Master mode is not available on this module.
4. The module is always in the Slave Mode.
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. This speed is currently available in commercial versions only.
10. This speed is currently available in military versions only.

7-9-5

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/\overline{W} CONTROLLED TIMING) (1, 3, 5, 8)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING) (1, 3, 5, 8)




NOTES:

1. R/\overline{W} must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low R/\overline{W} for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CS} or R/\overline{W} going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
9. This parameter is guaranteed by design but not tested.

7-9-7


PACKAGE DIMENSIONS

7M1004



2797 drw 10

7M1005



7

2797 drw 11