

LH52252A

CMOS 64K × 4 Static RAM

FEATURES

- Fast Access Times: 25/35/45 ns
- Low-Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully-Static Operation
- Common I/O for Low Pin Count
- JEDEC Standard Pinouts
- Packages:
 - 24-Pin, 300-mil DIP
 - 24-Pin, 300-mil SOJ

FUNCTIONAL DESCRIPTION

The LH52252A is a high-speed 262,144 bit static RAM organized as 64K × 4. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (\bar{E}) reduces power to the chip when \bar{E} is HIGH. Standby power (I_{SB1}) drops to its lowest level when \bar{E} is raised to within 0.2 V of V_{CC} .

Write cycles occur when both \bar{E} and Write Enable (\bar{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 16 address lines.

Read cycles occur when \bar{E} is LOW and \bar{W} is HIGH. A Read cycle will begin upon an address transition, on a falling edge of \bar{E} , or on a rising edge of \bar{W} .

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP and SOJ Packages




Figure 2. LH52252A Block Diagram

TRUTH TABLE

\bar{E}	\bar{W}	MODE	DQ	I_{CC}
H	X	Not Selected	High-Z	Standby
L	H	Read	Data Out	Active
L	L	Write	Data In	Active

NOTE:
X = Don't Care, L = LOW, H = HIGH

PIN DESCRIPTIONS

PIN	DESCRIPTION
$A_0 - A_{15}$	Address Inputs
$DQ_0 - DQ_3$	Data Inputs/Outputs
\bar{E}	Chip Enable input
\bar{W}	Write Enable input
VCC	Positive Power Supply
VSS	Ground

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING
V _{CC} to V _{SS} Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to V _{CC} +0.5 V
DC Output Current ²	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T _A	Temperature, Ambient	0		70	°C
V _{CC}	Supply Voltage	4.5		5.5	V
V _{SS}	Supply Voltage	0		0	V
V _{IL}	Logic '0' Input Voltage ¹	-0.5		0.8	V
V _{IH}	Logic '1' Input Voltage	2.2		V _{CC} + 0.5	V

NOTE:

- Negative undershoot of up to 3.0 V is permitted once per cycle.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	UNIT
I _{CC1}	Operating Current ²	Outputs open, t _{RC} = 25 ns		110	150	mA
I _{CC1}	Operating Current ²	Outputs open, t _{RC} = 35 ns		95	120	mA
I _{CC1}	Operating Current ²	Outputs open, t _{RC} = 45 ns		85	100	mA
I _{SB1}	Standby Current	$\bar{E} \geq V_{CC} - 0.2 \text{ V}$		0.02	1	mA
I _{SB2}	Standby Current	$\bar{E} \geq V_{IH}$		3	5	mA
I _{LI}	Input Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μA
I _{LO}	I/O Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μA
V _{OH}	Output High Voltage	I _{OH} = -4.0 mA	2.4			V
V _{OL}	Output Low Voltage	I _{OL} = 8.0 mA			0.4	V

NOTES:

- Typical values at V_{CC} = 5 V, T_A = 25°C.
- I_{CC} is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	V _{SS} to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE ^{1,2}

PARAMETER	RATING
C _{IN} (Input Capacitance)	6 pF
C _{DQ} (I/O Capacitance)	8 pF

NOTES:

- Capacitances are maximum values at 25°C measured at 1.0 MHz with V_{Bias} = 0 V and V_{CC} = 5.0 V.
- Sample tested only.




Figure 3. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS ¹ (Over Operating Range)

SYMBOL	DESCRIPTION	-25		-35		-45		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
READ CYCLE								
t _{RC}	Read Cycle Timing	25		35		45		ns
t _{AA}	Address Access Time		25		35		45	ns
t _{OH}	Output Hold from Address Change	3		3		3		ns
t _{EA}	\bar{E} Low to Valid Data		25		35		45	ns
t _{ELZ}	\bar{E} Low to Output Active ³	5		5		5		ns
t _{EHZ}	\bar{E} High to Output High-Z ^{2,3}		12		15		20	ns
t _{PU}	\bar{E} Low to Power Up Time ⁴	0		0		0		ns
t _{PD}	\bar{E} High to Power Down Time ⁴		30		35		40	ns
WRITE CYCLE								
t _{WC}	Write Cycle Time	25		35		45		ns
t _{EW}	\bar{E} Low to End of Write	20		30		35		ns
t _{AW}	Address Valid to End of Write	20		30		35		ns
t _{AS}	Address Setup	0		0		0		ns
t _{AH}	Address Hold from End of Write	0		0		0		ns
t _{WP}	\bar{W} Pulse Width	20		25		35		ns
t _{DW}	Input Data Setup Time	12		15		20		ns
t _{DH}	Input Data Hold Time	0		0		0		ns
t _{WHZ}	\bar{W} Low to Output High-Z ^{2,3}		8		10		15	ns
t _{WLZ}	\bar{W} High to Output Active ³	0		0		0		ns

NOTES:

- AC Electrical Characteristics specified at 'AC Test Conditions' levels.
- Active output to High-Z and High-Z to output active tests specified for a ± 200 mV transition from steady state levels into the test load.
- Sample tested only.
- Guaranteed but not tested.

TIMING DIAGRAMS – READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, and \overline{E} is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of DQ implies that data lines are in the Low-Z state and the data may not be valid.

Read Cycle No. 2

Chip is in Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid while \overline{E} goes LOW. Data Out is not specified to be valid until t_{EA} , but may become valid as soon as t_{ELZ} . Outputs will transition from High-Z to Valid Data Out.




Figure 4. Read Cycle No. 1




Figure 5. Read Cycle No. 2

TIMING DIAGRAMS – WRITE CYCLE

Addresses must be stable during Write cycles. \bar{E} or \bar{W} must be high during address transitions. The outputs will remain in the High-Z state if \bar{W} is LOW when \bar{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

Write Cycle No. 1 (\bar{W} Controlled)

Chip is selected: \bar{E} is LOW. Using only \bar{W} to control Write cycles may not offer the best device performance, since both t_{WHZ} and t_{DW} timing specifications must be met.

Write Cycle No. 2 (\bar{E} Controlled)

DQ lines may transition to Low-Z if the falling edge of \bar{W} occurs after the falling edge of \bar{E} .




Figure 6. Write Cycle No. 1




Figure 7. Write Cycle No. 2

ORDERING INFORMATION

