

M5M44C258P, J, L-10, -12, -15

T-46-23-17

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 262144-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicidic technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the \overline{RAS} -only refresh mode, the hidden refresh mode and \overline{CS} before \overline{RAS} refresh mode are available.

FEATURES


Type name	RAS access time (max. ns)	CAS access time (max. ns)	Address access time (max. ns)	\overline{OE} access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M44C258P L-10	100	25	50	25	190	300
M5M44C258P L-12	120	30	55	30	220	250
M5M44C258P L-15	150	40	70	40	260	200

- High performance CMOS technology
- Standard 20 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single 5V±10% supply
- Low standby power dissipation
5.5mW (Max) CMOS Input level
- Low operating power dissipation
M5M44C258P, J, L-10 413mW (Max)
M5M44C258P, J, L-12 358mW (Max)
M5M44C258P, J, L-15 303mW (Max)
- All inputs, outputs TTL compatible and low capacitance
- Tri-state unlatched output
- 512 refresh cycles/8ms
- Early write mode and \overline{OE} control output buffer impedance
- Read-Modify-write, \overline{RAS} -only refresh, Static column mode capabilities
- \overline{CS} before \overline{RAS} refresh mode capability
- \overline{CS} controlled output allows hidden refresh
- Wide \overline{RAS} pulse width for Static column mode 50µs max


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 20P4Y (DIP)



Outline 26P0J (SOJ)



Outline 20P5L (ZIP)

M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10461 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17


FUNCTION

The M5M44C258P, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., static column mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CS	W	OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Note.
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
CS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open
 Static column mode is identical except early write.



M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10462 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}=5V±10%, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-2mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} =4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IH} ≤ 6.5V, Other inputs pins = 0V	-10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4)	M5M44C258-10	R _{AS} , $\overline{O}S$ cycling t _{RO} =t _{WC} =min, output open		75	mA
		M5M44C258-12			65	
		M5M44C258-15			55	
I _{CC2}	Supply current from V _{CC} , standby	R _{AS} = $\overline{O}S$ =V _{IH} , output open			2	mA
		R _{AS} = $\overline{O}S$ = $\overline{O}E$ ≥ V _{CC} -0.5, output open			1	
I _{CC3} (AV)	Average supply current from V _{CC} , refreshing (Note 3)	R _{AS} cycling, $\overline{O}S$ =V _{IH} t _{RC} =min, output open			75	mA
					65	
					55	
I _{CC6} (AV)	Average supply current from V _{CC} , \overline{CS} before R _{AS} refresh mode (Note 3)	\overline{CS} before R _{AS} refresh cycling t _{RC} =min, output open			75	mA
					65	
					55	
I _{CC7} (AV)	Average supply current from V _{CC} , Static Column mode (Note 3, 4)	R _{AS} =V _{IL} , Column address cycling t _{SC} =min, output open			65	mA
					55	
					45	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1}(AV), I_{CC3}(AV), and I_{CC6}(AV) and I_{CC7}(AV) are dependent on cycle rate, maximum current is measured at the fastest cycle rate.

4: I_{CC1}(AV) and I_{CC7}(AV) are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (T_a=0~70°C, V_{CC}=5V±10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _I =V _{SS} f=1MHz V _i =25mVrms			6	pF
C _{I($\overline{O}E$)}	Input capacitance, $\overline{O}E$ input				7	pF
C _{I(\overline{W})}	Input capacitance, write control input				7	pF
C _{I(R_{AS})}	Input capacitance, R _{AS} input				7	pF
C _{I(\overline{CS})}	Input capacitance, \overline{CS} input				7	pF
C _{I/O}	Input/Output capacitance data ports				7	pF



M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10463 D

STATIC COLUMN MODE 1048576 BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

SWITCHING CHARACTERISTICS ($T_a=0-70^\circ\text{C}$, $V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t_{QAC}	Access time from \overline{CS} (Note 6, 7)		25		30		40	ns
t_{RAC}	Access time from \overline{RAS} (Note 6, 8)		100		120		150	ns
t_{CAA}	Column Address access time (Note 6, 9)		50		55		70	ns
t_{OEA}	Access time from \overline{OE} (Note 6)		25		30		40	ns
t_{WRA}	Access time from \overline{W} high (Note 6)		60		65		80	ns
t_{OFF}	Output disable time after \overline{CS} high (Note 10)	0	20	0	25	0	30	ns
t_{OLZ}	Output low impedance time from \overline{CS} low (Note 6)	5		5		5		ns
$t_{dis(OE)}$	Output disable time after \overline{OE} high (Note 10)	0	20	0	25	0	30	ns

- Note 5: An initial pause of 500 μ s is required after power-up followed by any 8 \overline{RAS} or $\overline{RAS}/\overline{CS}$ cycles before proper device operation is achieved. Note that \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CS}$ cycles are required after prolonged periods of \overline{RAS} inactivity before proper device operation is achieved.
- 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 7: Assume that $t_{RCD} \geq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$.
- 8: Assume that $t_{RCD} \leq t_{RCD(max)}$, $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than $t_{RCD(max)}$ or $t_{RAD(max)}$ then t_{RAC} will increase by the amount that t_{RCD} or t_{RAD} exceeds $t_{RCD(max)}$ or $t_{RAD(max)}$.
- 9: Assume that $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$ and $t_{RCD} \geq t_{RCD(max)}$.
- 10: $t_{OFF(max)}$ and $t_{dis(OE)(max)}$ define the time at which the output achieves the high impedance state ($I_{OUT} \leq \pm 10\mu\text{A}$) and are not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Static Column Cycles)

($T_a=0-70^\circ\text{C}$, $V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, unless otherwise noted, See notes 11, 12)

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t_{REF}	Refresh cycle time		8		8		8	ms
t_{RP}	\overline{RAS} high pulse width	80		90		100		ns
t_{ROD}	Delay time, \overline{RAS} low to \overline{CS} low (Note 13)	20	75	25	90	30	110	ns
t_{CRP}	Delay time, \overline{CS} high to \overline{RAS} low (Note 14)	10		10		10		ns
t_{CPN}	\overline{CAS} high pulse width (Note 15)	25		30		35		ns
t_{RAD}	Column address delay time from \overline{RAS} low (Note 16)	15	50	20	65	25	80	ns
t_{ASR}	Row address setup time before \overline{RAS} low	0		0		0		ns
t_{ASC}	Column address setup time before \overline{CS} low	0		0		0		ns
t_{RAH}	Row address hold time after \overline{RAS} low	10		15		20		ns
t_{OAH}	Column address hold time after \overline{CS} low or \overline{W} low	20		20		25		ns
t_T	Transition time (Note 17)	3	50	3	50	3	50	ns

- Note 11: The timing requirements are assumed $t_T = 5\text{ns}$.
- 12: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.
- 13: $t_{RCD(max)}$ is specified as a reference point only; If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is $t_{RCD} + t_{CAC}$. $t_{RCD(min)}$ is specified as $t_{RCD(min)} = t_{RAH} + 2t_T + t_{ASC}$.
- 14: t_{CRP} requirement is applicable for all $\overline{RAS}/\overline{CS}$ cycles.
- 15: $t_{CPN(min)}$ is specified as $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)} - t_T$ except for t_{CP} of static column mode cycle.
- 16: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle.
- 17: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10464 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time	190		220		260		ns
t _{RAS}	RAS low pulse width	100	10000	120	10000	150	10000	ns
t _{CS}	CS low pulse width	25	10000	30	10000	40	10000	ns
t _{CSH}	CS hold time after RAS low	100		120		150		ns
t _{RSH}	RAS hold time after CS low	25		30		40		ns
t _{ROS}	Read setup time before CS low	0		0		0		ns
t _{RCH}	Read hold time after CS high (Note 18)	10		10		10		ns
t _{RRH}	Read hold time after RAS high (Note 18)	10		10		10		ns
t _{RAL}	Column address to RAS setup time	50		55		70		ns
t _{AH}	Column address hold time after RAS high	15		15		15		ns
t _{RPC}	Precharge to CS active time	0		0		0		ns
t _{h(OLOE)}	OE hold time after CS low	25		30		40		ns
t _{h(RLOE)}	OE hold time after RAS low	100		120		150		ns
t _{DOEL}	Delay time, Data to OE low	0		0		0		ns
t _{OEHD}	Delay time, OE high to Data	20		25		30		ns
t _{h(OECH)}	CS hold time after OE low	25		30		40		ns
t _{h(OERH)}	RAS hold time after OE low	25		30		40		ns

Note 18: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	190		220		260		ns
t _{RAS}	RAS low pulse width	100	10000	120	10000	150	10000	ns
t _{CS}	CS low pulse width	25	10000	30	10000	40	10000	ns
t _{CSH}	CS hold time after RAS low	100		120		150		ns
t _{RSH}	RAS hold time after CS low	25		30		40		ns
t _{OWL}	CS hold time after write low	25		30		35		ns
t _{RWL}	RAS hold time after write low	25		30		35		ns
t _{WH}	Write command hold time for output disable	0		0		0		ns
t _{WCS}	Write setup time before CS low (Note 20)	-5		-5		-5		ns
t _{WCH}	Write hold time after CS low	20		25		30		ns
t _{WOR}	Write hold time after RAS low	95		115		140		ns
t _{AH}	Column address hold time after RAS high	15		15		15		ns
t _{WP}	Write pulse width	20		25		30		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after CS low	20		25		30		ns
t _{AWR}	Address hold time after RAS low	95		110		135		ns
t _{DHR}	Data hold time after RAS low	95		115		140		ns
t _{OEHD}	Delay time, OE high to Data	20		25		30		ns
t _{h(WOE)}	OE hold time after write low	20		25		30		ns

M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10465 D

STATIC CLOUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t _{RWC}	Read write/read modify write cycle time (Note 19)	245		285		335		ns
t _{RAS}	RAS low pulse width	155	10000	185	10000	225	10000	ns
t _{CS}	CS low pulse width	80	10000	95	10000	115	10000	ns
t _{OSH}	CS hold time after RAS low	155		185		225		ns
t _{RSH}	RAS hold time after CS low	80		95		115		ns
t _{RCS}	Read setup time before CS low	0		0		0		ns
t _{CWD}	Delay time, CS low to write low (Note 20)	50		60		75		ns
t _{RWD}	Delay time, RAS low to write low (Note 20)	125		150		185		ns
t _{CWL}	CS hold time after write low	25		30		35		ns
t _{RWL}	RAS hold time after write low	25		30		35		ns
t _{WP}	Write pulse width	20		25		30		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after write low	20		25		30		ns
t _{AWD}	Delay time, address to write low (Note 20)	75		85		105		ns
t _{h(CLOE)}	OE hold time after CS low	25		30		40		ns
t _{h(RLOE)}	OE hold time after RAS low	100		120		150		ns
t _{DOEL}	Delay time, Data to OE low	0		0		0		ns
t _{OEHD}	Delay time, OE high to Data	20		25		30		ns
t _{h(WOE)}	OE hold time after write low	20		25		30		ns

Note 19: t_{RWC} is specified as t_{RWC(min)} = t_{RAC(max)} + t_{OEHD(min)} + t_{RWL(min)} + t_{RP(min)} + 4t_P.

Note 20: t_{RCS}, t_{CWD}, t_{RWD} and t_{AWD} are specified as reference points only. If t_{RCS} ≥ t_{RCS(min)} the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t_{CWD} ≥ t_{CWD(min)}, t_{RWD} ≥ t_{RWD(min)} and t_{AWD} ≥ t_{AWD(min)}, the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the DQ (at access time and until CS or OE goes back to V_{IH}) is indeterminate.

Static Column Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t _{RSC}	SC read cycle time	55		60		75		ns
t _{WSC}	SC write cycle time	55		60		75		ns
t _{RWSC}	SC R/W, R/M/W, cycle time	115		130		155		ns
t _{RAS}	RAS low pulse width	155	50000	180	50000	225	50000	ns
t _{CS}	CS low pulse width	25	10000	30	10000	40	10000	ns
t _{CP}	CS high pulse width	15		15		20		ns
t _{RSW}	Delay time, RAS to 2nd Write low	115		135		165		ns
t _{WI}	Write invalid time	15		15		20		ns
t _{WHRW}	Write high pulse width for R/W, R/M/W, cycle	85		95		115		ns
t _{WH}	Write command hold time for output disable	0		0		0		ns
t _{AOH}	Data hold time from address change	10		10		10		ns
t _{WAD}	Delay time write to address change (Note 21)	-10	10	-10	10	-10	10	ns
t _{RSH}	RAS hold time after CS low	25		30		40		ns
t _{h(WHOE)}	OE hold time after write high	60		65		80		ns

Note 21: t_{WAD(max)} is specified as a reference point only. If t_{WAD} ≥ t_{WAD(max)}, access time is assumed by t_{CAA}.

CS before RAS Refresh Cycle

Symbol	Parameter	Limits						Unit
		M5M44C258-10		M5M44C258-12		M5M44C258-15		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CS setup time for CS before RAS refresh	10		10		10		ns
t _{CHR}	CS hold time for CS before RAS refresh	20		25		30		ns
t _{RPC}	Precharge to CS active time	0		0		0		ns

Note 22: Eight or more CS before RAS cycles is necessary for proper operation of CS before RAS refresh mode.

M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS


91D 10466 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Timing Diagrams (Note 23)

Read Cycle



Note 23



Indicates the don't care input.

M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10467 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Write Cycle (Early write)



M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10468 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Write Cycle (Delayed Write)



M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10469 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Read-Write, Read-Modify-Write Cycle



M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10470 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

RAS-only Refresh Cycle



M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10471 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Hidden Refresh Cycle



M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10472 D

STATIC CLOUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

\overline{CS} Before \overline{RAS} Refresh Cycle



M5M44C258P, J, L-10, -12, -15


6249825 MITSUBISHI ELECTRONICS

91D 10473 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Static Column Mode Read Cycle



M5M44C258P, J, L-10, -12, -15

6249825 MITSUBISHI ELECTRONICS

91D 10474 D

STATIC COLUMN MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

T-46-23-17

Static Column Mode Early Write Cycle

