


HD74AC158/HD74ACT158 ● Quad 2-Input Multiplexer

Description

The HD74AC158/HD74ACT158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The HD74AC158/HD74ACT158 can also be used as a function generator.

- Outputs Source/Sink 24 mA
- HD74ACT158 has TTL-Compatible Inputs

Logic Symbol




Functional Description

The HD74AC158/HD74ACT158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\bar{E}) is active-LOW. When \bar{E} is HIGH, all of the outputs (\bar{Z}) are forced HIGH regardless of all other inputs. The HD74AC158/HD74ACT158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the HD74AC158/HD74ACT158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The HD74AC158/HD74ACT158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

Pin Assignment



Pin Names


- $I_{0a}-I_{0d}$ Source 0 Data Inputs
- $I_{1a}-I_{1d}$ Source 1 Data Inputs
- \bar{E} Enable Input
- S Select Input
- $\bar{Z}_a-\bar{Z}_d$ Inverted Outputs

Truth Table

| Inputs | | | | Output |
|-----------|---|-------|-------|-----------|
| \bar{E} | S | I_0 | I_1 | \bar{Z} |
| H | X | X | X | H |
| L | L | L | X | H |
| L | L | H | X | L |
| L | H | X | L | H |
| L | H | X | H | L |

H = High Voltage Level
 L = Low Voltage Level
 X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

| Symbol | Parameter | Max | Unit | Condition |
|-----------|---|-----|---------|--|
| I_{CC} | Maximum Quiescent Supply Current | 80 | μA | $V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5V$, $T_a = \text{Worst Case}$ |
| I_{CC} | Maximum Quiescent Supply Current | 8.0 | μA | $V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5V$, $T_a = 25^\circ C$ |
| I_{CCR} | Maximum Additional I_{CC} /Input (HD74ACT158) | 1.5 | mA | $V_{IN} = V_{CC} - 2.1V$ $V_{CC} = 5.5V$ $T_a = \text{Worst Case}$ |

HD74AC158/HD74ACT158

AC Characteristics: HD74AC158

| Symbol | Parameter | V _{CC} * (V) | Ta = +25°C Cl = 50pF | | | Ta = -40°C to +85°C Cl = 50pF | | Unit |
|------------------|---|--------------------------|-------------------------|------------|-------------|----------------------------------|--------------|------|
| | | | Min | Typ | Max | Min | Max | |
| t _{PLH} | Propagation Delay S to \bar{Z}_n | 3.3 5.0 | 1.0 1.0 | 7.0 5.5 | 11.5 9.0 | 1.0 1.0 | 12.5 9.5 | ns |
| t _{PHL} | Propagation Delay S to \bar{Z}_n | 3.3 5.0 | 1.0 1.0 | 7.0 5.5 | 11.5 9.0 | 1.0 1.0 | 12.5 10.0 | ns |
| t _{PLH} | Propagation Delay \bar{E} to \bar{Z}_n | 3.3 5.0 | 1.0 1.0 | 7.5 6.0 | 12.0 9.5 | 1.0 1.0 | 13.0 10.5 | ns |
| t _{PHL} | Propagation Delay \bar{E} to \bar{Z}_n | 3.3 5.0 | 1.0 1.0 | 7.0 5.5 | 11.0 8.5 | 1.0 1.0 | 12.0 9.5 | ns |
| t _{PLH} | Propagation Delay In to \bar{Z}_n | 3.3 5.0 | 1.0 1.0 | 5.5 4.0 | 9.0 7.0 | 1.0 1.0 | 10.0 7.5 | ns |
| t _{PHL} | Propagation Delay In to \bar{Z}_n | 3.3 5.0 | 1.0 1.0 | 5.0 4.0 | 8.0 6.5 | 1.0 1.0 | 8.5 6.5 | ns |

* Voltage Range 3.3 is 3.3V ± 0.3V
Voltage Range 5.0 is 5.0V ± 0.5V

AC Characteristics: HD74ACT158

| Symbol | Parameter | V _{CC} * (V) | Ta = +25°C Cl = 50pF | | | Ta = -40°C to +85°C Cl = 50pF | | Unit |
|------------------|--|--------------------------|-------------------------|-----|-----|----------------------------------|------|------|
| | | | Min | Typ | Max | Min | Max | |
| t _{PLH} | Propagation Delay S to \bar{Z}_n | 5.0 | 1.0 | 6.0 | 9.5 | 1.0 | 11.0 | ns |
| t _{PHL} | Propagation Delay S to \bar{Z}_n | 5.0 | 1.0 | 5.5 | 9.0 | 1.0 | 10.0 | ns |
| t _{PLH} | Propagation Delay \bar{E} to \bar{Z}_n | 5.0 | 1.0 | 5.5 | 9.5 | 1.0 | 10.5 | ns |
| t _{PHL} | Propagation Delay \bar{E} to \bar{Z}_n | 5.0 | 1.0 | 5.5 | 9.5 | 1.0 | 10.5 | ns |
| t _{PLH} | Propagation Delay In to \bar{Z}_n | 5.0 | 1.0 | 4.5 | 8.0 | 1.0 | 8.5 | ns |
| t _{PHL} | Propagation Delay In to \bar{Z}_n | 5.0 | 1.0 | 4.0 | 6.5 | 1.0 | 7.5 | ns |

* Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

| Symbol | Parameter | Typ | Unit | Condition |
|-----------------|----------------------------------|------|------|------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = 5.5V |
| C _{PD} | Power Dissipation Capacitance | 45.0 | pF | V _{CC} = 5.0V |

Package Information

In the HD74AC series of Advanced CMOS logic, either plastic DIP and small outline packages can be selected.
 To order, please refer to the following package code.

• Package code of Advanced CMOS Logic


HD74AC XXXX P

Package code
 P: Plastic DIP,
 FP: Small outline package
 Individual device code
 74AC: Commercial FACT
 74ACT: Commercial
 TTL-Compatible
 Advanced CMOS
 Initial cad of Hitachi
 digital IC

Plastic DIP Package [Unit: mm (inch)]


14 Pin type

16 Pin type



20 Pin type


24 Pin type




Package Information

Small Outline Package [Unit: mm (inch)]

14 Pin type



16 Pin type



20 Pin type

