TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC90A80N,TC90A80F

3-Line Digital Comb Filter for VCR, YNR/CNR, and Skew Correctors (NTSC)

The TC90A80N/F is a 3-line digital Y/C (luminance/ chrominance) separation IC for VCR.

In addition to YNR and CNR used for noise reduction in the playback signal, the IC incorporates skew correctors for special playback. The IC is then suitable for processing S-VHS recorded playback signals.

#### Features

- TV format: NTSC (3.58)
- Dynamic comb filter
- YNR circuit
- CNR circuit
- Luminance signal non-linear vertical edge corrector (with coring function)
- Luminance signal horizontal frequency characteristic corrector (with coring function)
- Luminance signal line noise canceller
- Record/playback input switch circuit (switches between Y/C and Y inputs)
- Y and C input pins, independently one another (Y: sync tip clamp; C: center bias)
- Re-mixer circuit after Y/C sharpness processing
- Skew detector and correctors (NTSC ×5 Mode: in units of 0.2 H)
- PLL detector for switching frequencies (f<sub>sc</sub>, 2 f<sub>sc</sub>, 4 f<sub>sc</sub> and 8 f<sub>sc</sub> clock inputs)
- 8-bit 4 f<sub>sc</sub> AD converter (2 channels)
- 10-bit 8 f<sub>sc</sub> DA converter (2 channels)
- 1-H delay line (2 channels)
- I<sup>2</sup>C bus control
- I<sup>2</sup>C bus decode output pin (High/Low)
- 5-V single power operation



Weight SDIP28-P-400-1.78 : 1.7 g (typ.) SOP28-P-450-1.27 : 0.8 g (typ.)

### **Block Diagram**



### **Pin Functions**

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
1	BIAS	ADC bias pin Connect a 0.01- $\mu$ F capacitor between this pin and pin 5 (V <sub>SS1</sub> ).	1.3	
2	VRT	ADC bias pin Sets upper limit of range D for ADC. Connect a 0.01- $\mu$ F capacitor between this pin and pin 5 (V <sub>SS1</sub> ). The output voltage is held at internal level.	3.16	
3	V <sub>DD1</sub>	ADC power supply pin (analog) Apply the same voltage as that of pin 23 (V <sub>DD2</sub> ).	5.0	Internally connected to pin 23 (V <sub>DD2</sub> ).
4	CIN	Chrominance signal input pin (I <sup>2</sup> C Bus function: NR) Because the signal is internally center-biased, it should be applied after cutting the DC component using a capacitor of around 0.01 µF.	2.5	
5	V <sub>SS1</sub>	ADC GND pin (analog) Set the same voltage as that of pin 26 (V <sub>SS2</sub> ).	0.0	Internally connected to pin 26 (V <sub>DD2</sub> ).
6	VRB	ADC bias pin Sets lower limit of range D for ADC. Connect a 0.01-µF capacitor between this pin and pin 5 (V <sub>SS1</sub> ). The output voltage is held at internal level.	1.83	
7	YIN	Luminance signal input pin (I <sup>2</sup> C Bus function: NR) Because sync tip clamp is internally used, the signal should be applied after cutting the DC component using a capacitor of around 0.47 µF.	Sync Tip NR Mode : 1.86 YCS Mode : 1.83	
8	TEST	Pin for reset control and test control when shipping. Reset control: Applying pulse of 10 µs or longer while the pin is at High with power on resets all the I <sup>2</sup> C bus settings to 0. For normal use, set the pin to Low.	0.0	

### TC90A80N/F

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
9	YCIN	Composite video signal input pin $(l^2C$ Bus function: YCS) Because sync tip clamp is internally used, the signal should be applied after cutting the DC component using a capacitor of around 0.47 $\mu$ F.	Sync Tip YCS Mode : 1.86 NR Mode : 1.83	
10	V <sub>SS3</sub>	Logic and DRAM GND pin (digital) Separate digital $V_{\rm SS}$ from analog $V_{\rm SS}.$	0.0	_
11	KIPVIN	Killer control and pseudo vertical pulse (PV) input pin (M or H polarity can be selected using I <sup>2</sup> C Bus.) In Killer mode, Y/C separation, vertical enhancer, CNR, and YNR are halted. PV input: Vertical mask signal for detecting skew. Apply PV which is synchronous with input video signal. For normal use, or not in use, set the pin to Low.	3-level input	11 700 Ω 3.2 V 1.4 V
12	V <sub>DD3</sub>	Logic power supply pin (digital) Separate digital V <sub>DD</sub> from analog V <sub>DD</sub> .	5.0	_
13	V <sub>DD4</sub>	DRAM power supply (digital) Separate digital $V_{DD}$ from analog $V_{DD}$ .	5.0	_
14	CSYNCIN	Composite sync pulse input pin for detecting skew Apply sync separation pulse (positive polarity pulse) of the input video signal. When not in use, set to Low.	_	
15	SCL	I <sup>2</sup> C bus clock input pin	_	(15 700 Ω 2 π
16	SDA	I <sup>2</sup> C bus data input/output pin	_	
17	HDPVOUT	Sync output pin In Skew Correction Mode: Output can be selected as either HD pulse which is synchronous with output video signal or signal mixed with input PV. In modes other than Skew Correction, drives out C Composite sync pulse. Use for later-stage circuit such as 3DNR.	—	

### TC90A80N/F

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
18	MODE1	MODE1 output pin High or Low output voltage signal can be selected using I <sup>2</sup> C bus. Use for controlling peripheral circuits.	_	
19	FSC	Clock input pin Apply sine wave locked to the frequency of the input video burst signal. One of the four frequencies ( $f_{sc}$ , $2f_{sc}$ , $4f_{sc}$ , and $8f_{sc}$ ) can be selected using I <sup>2</sup> C bus.	2.45	19 19 170 Ω 300 kΩ
20	V <sub>DD5</sub>	PLL power supply pin (analog)	5.0	_
21	V <sub>SS5</sub>	PLL GND pin (analog)	0.0	_
22	FIL	VCO control pin Connect lag-lead filter between this pin and pin 21 (V <sub>SS5</sub> ).	3.0	
23	V <sub>DD2</sub>	DAC power supply pin (analog) Apply the same voltage as that of pin 3 (V <sub>DD1</sub> ).	5.0	Internally connected to pin 3 ( $V_{DD1}$ ).
24	V <sub>B2</sub>	DAC bias 2 pin Connect a 0.01-µF capacitor between this pin and pin 26 (V <sub>SS2</sub> ).	3.4	
25	YOUT	Luminance signal output pin When Y/C Re-Mix Mode is selected using I <sup>2</sup> C bus, this pin drives out a composite video signal.	Sync Tip :2.46	
26	V <sub>SS2</sub>	DAC GND pin (analog) Set the same voltage as that of pin 5 (V <sub>SS1</sub> ).	0.0	Internally connected to pin 5 (V <sub>SS1</sub> ).

Pin No.	Pin Name	Function	DC Level (V)	Interface Circuit
27	COUT	Chrominance signal output pin When Y/C Re-Mix Mode is selected using I <sup>2</sup> C bus, this pin drives out no signal.	3.7	
28	V <sub>B1</sub>	DAC bias pin 1 Connect a 0.01-µF capacitor between this pin and pin 26 (V <sub>SS2</sub> ).	1.6	

Note 1: Caution regarding external circuits (component allocation) for improving S/N and stabilizing operation: Power supply pins are paired with GND pins. Read the section on Pin Functions and connect a ceramic capacitor and an electrolytic capacitor directly between power supply and GND pins. Toshiba recommend using a capacitor of 0.1 µF or more between analog power supply and GND pins. (For digital pins, use a 0.01-µF capacitor.)

#### **IC Control Specifications**

- Functions and characteristics of this IC are set using the I<sup>2</sup>C bus.
- The data transfer format conforms to the Philips I<sup>2</sup>C bus format.
- When reset signal is applied, the following DATA bits are all cleared to 0.
- Data transfer format

S	Slave address (8 bits)	А	DATA1	А	DATA2	А	DATA3	А	DATA4	А	Ρ

Slave address: B4H S: Start condition, A: Acknowledgement, P: Stop condition

• Outline of I<sup>2</sup>C bus format

I<sup>2</sup>C bus transfers data between ICs using two lines: data (SDA) and clock (SCL).

The l<sup>2</sup>C bus starts according to the start condition and ends according to the stop condition.

The start condition is satisfied if SDA changes from High to Low when SCL is High.

The stop condition is satisfied if SDA changes from Low to High when SCL is High.

The length of data to be transferred is 8 bits. Data are transferred via the SDA line. An acknowledge (ACK) bit is required after a data byte. The bus line must be pulled up to the power supply level using a resistor. When SCL is High, data must not be changed.

• I<sup>2</sup>C bus control signal timing



Characteristics	Symbol	Min	Max	Unit
SCL clock frequency	f <sub>SCL</sub>	0	100	kHz
Hold time to satisfy start condition	t <sub>HD</sub> ; STA	4.0	—	μs
SCL clock Low period	tLOW	4.7		μs
SCL clock High period	tніgн	4.0		μs
Data hold time	t <sub>HD</sub> ; DAT	0	3.45	μs
Data setup time	t <sub>SU</sub> ; DAT	250		ns
SDA/SCL signal rise time	tr	—	1000	ns
SDA/SCL signal fall time	t <sub>f</sub>	—	300	ns
Stop condition setup time	t <sub>SU</sub> ; STO	4.0	_	μs
Bus free time between stop and start conditions	tBUF	4.7	_	μs

Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

### I<sup>2</sup>C Bus Control Data List

#### I<sup>2</sup>C Bus Control List

#### Slave address: 1011010x

	D7	D6	D5	D4	D3	D2	D1	D0	
	Function	Skew		C-Delay			Input Clock		
DATA1	0: YCS 1: NR	0: OFF 1: ON	000: ±0 ns 001: -70 010: -140	011: -210 100: ±0 ns 101: +70	110: +140 111: +210	0: 2 V <sub>p-p</sub> 1: 1 V <sub>p-p</sub>	00: f <sub>sc</sub> 01: 2 f <sub>sc</sub>	10: 4 f <sub>sc</sub> 11: 8 f <sub>sc</sub>	
	CNR	Gain		CNR Lim.		CNR Corr.	Mode1	Y-EQ/N.C fo	
DATA2	00: OFF 01: 0.5	10: 0.625 11: 0.75	000: 1 001: 3 010: 5	011: 7 100: 9 101: 11	110: 13 111: 15	0: ON 1: OFF	0: Low 1: High	0: High 1: Low	
	Y-EC	Gain	Y-EQ/N	N.C Lim	YNR Corr.	Pulse M/H	Sync Out	Y/C Mix	
DATA3	00: OFF 01: 0.125	10: 0.25 11: 0.5	00: OFF 01: H2 (L4)	10: H4 (L8) 11: H8 (L14)	0: ON 1: OFF	0: PV 1: Killer	0: HD 1: HD + PV	0: OFF 1: ON	
	V-	Emph Gain (Y0	CS)	v	I -Emph N.L (YC	V-Emph Core (YCS)			
	000: OFF 001: +0.25 010: +0.25	011: +0.50 100: +0.75 101: +1.00	110: +1.25 111: +1.50	000: 4 001: 8 010: 12	011: 16 100: 20 101: 24	110: 28 111: 32	00: OFF 01: 1	10: 2 11: 3	
DATA4		YNR Gain (NR	)		YNR Lim (NR)		YNR Mo	ode (NR)	
	000: OFF 001: 0.125 010: 0.25	011: 0.375 100: 0.5 101: 0.625	110: 0.75 111: 0.875	000: 1 001: 3 010: 5	011: 7 100: 9 101: 11	110: 13 111: 15	00: YNR-W 01: YNR-N	10: YCOMB-W 11: YCOMB-N	

## Description of I<sup>2</sup>C Bus Control

(1)	Function	: Controls input signal and IC functions. (YCS: Y/C-IN $\rightarrow$ 3 line Y/C separation, NR: Y and C input independently $\rightarrow$ YNR, CNR)
(2)	Skew	: Controls skew correction. (OFF: normal mode, ON: Corrects skew every 0.2 H.)
(3)	C-Delay	: Controls Y/C time. (Switches chroma signal delay time: Advances chroma signal. +: Delays chroma signal.)
(4)	D-Range	: Controls input/output gain. (2 Vp-p: 1 V input 2 V output, Gain = 6dB, 1 Vp-p: 1 V input 1 V output, Gain = 0dB)
(5)	Input Clock	: Controls clock PLL. (Select input clock.)
(6)	CNR Gain	: Controls CNR cyclic coefficient/subtraction gain. (OFF: Stops CNR. 0.75: Maximum effect)
(7)	CNR Lim.	: Controls the CNR limiter. (Limiter level when converting 100 IRE input.: $4 \approx -31$ dB to $18 \approx -18$ dB)
(8)	CNR Corr.	: Controls CNR correlation/non-correlation
		ON: Controls CNR correlation/non-correlation. $\rightarrow$ Low vertical color misalignment OFF: Maximum $\rightarrow$ effect with vertical color misalignment
(9)	Mode1	: Controls parallel output. (Low: Drives out voltage approx. V <sub>SS</sub> . High: Drives out voltage approx. V <sub>DD</sub> .)
(10)	Y-EQ fo	: Corrects Y frequency characteristic and controls Y-NC bottom frequency. (high: $4/3 f_{sc}$ , low: $f_{sc}$ )
(11)	Y-EQ Gain	: Controls Y frequency characteristic correction addition gain. (OFF: Stops frequency characteristic correction. 0.5: Corrects by +3dB at 3 MHz.)
(12)	Y-EQ/N.C Lim	: Controls Y frequency characteristic correction coring level and Y-NC limiter. (OFF: N.C OFF, H*: Limiter level when Y-EQ f <sub>0</sub> = high, L*: Limiter level when Y-EQ f <sub>0</sub> = low, When converting 100 IRE input, limiter levels are as follows.2: -37dB, 4: -31dB, 8: -25dB, 14: -20dB)
(13)	YNR Corr.	: Controls YNR correlation/non-correlation ON: Controls YNR correlation/non-correlation $\rightarrow$ Low Y vertical color misalignment
(14)	Pulse Middle/High	<ul> <li>OFF: Maximum effect → with Y vertical color misalignment</li> <li>: Controls High pulse input polarity. (PV: PV with M/H and Killer with Middle/Low, Killer: Killer with M/H and PV with M/L)</li> </ul>
		PV: Used for vertical-masking PLL for detecting skew and driving out HD + PV when compensating skew.
		Mode.
(15)	Sync Out	<ul> <li>Controls pulse output in Skew Correction Mode. (HD: Drives out HD which is synchronous with output signal. HD + PV: Mixes PV in HD which is synchronous with to output signal.) HD lock phase is not held (varies from 500 ns to 600 ns).</li> <li>In modes other than Skew Correction, drives out input C SYN after delaying approx. 560 ns</li> </ul>
(16)	Y/C Mix	: Controls Y/C mix output. (OFF: Drives out separated Y and C. ON: Drives out mixed Y and C from the Y output pin. The C output pin is mute.)
(17)	V-Emph Gain (YCS)	: Controls vertical enhancer gain. (OFF: Enhancer Off. +1.5: Maximum effect)
(18)	V-Emph N.L (YCS)	: Controls vertical enhancer non-linear point. (4: Low effect, 32: Maximum effect)
(19)	V-Emph Core (YCS)	: Controls vertical enhancer coring. (OFF: Coring Off. 3: Emphasizes non correlation of approx. 15 mV or more.)
(20)	YNR Gain (NR)	: Controls YNR cyclic coefficient/subtraction gain. (OFF: Stops YNR. 0.875: Maximum effect)
(21)	YNR Lim (NR)	: Controls the YNR limiter. (Limiter level when converting 100 IRE input.: $1 \approx -43$ dB~15 $\approx$ -19 dB)
(22)	YNR Mode (NR)	: Controls YNR and Y-COMB bandwidths. (*-W: Wideband, *-N: Narrowband)

(Note that the controls of DATA4 D7 to DATA4 D0 vary according to the setting of DATA1 D7 (function).)

#### Functions

Bus Setting			Function															
Function	Skew	Y/C Sep	C- Delay	Drang	CK Select	CNR	YNR	Y- EQ/NC	V- Emph	Skew	Killer	P- M/H	Sync output	Y/C MIX	Y- OUT	C- OUT		
	OFF	3 Line Comb Sep	0	0	0			0	0		0	0	0.0	OFF	Y	С		
YCS			0	0	0	C-N.C	×	0	0	Â	0	0	C.Sync	ON	Y/C	Mute		
signal input)	ON	ON	ON BI	BPF	0	0	0		~	0	0	0	0	0		OFF	Υ	С
		Sep	0	Ŭ	Ŭ	C-N.C	^	0	0	0	0	0	IID'F V	ON	Y/C	Mute		
		~	0	0	0	0	0	0	v	v	0	0		OFF	Y	С		
NR (X and C input	OFF	Â	0	0	0	0	0	0	^	Â	0	0	C.Sync	ON	Y/C	Mute		
independently)		~	0	0	0		2	0	v	0	0	0		OFF	Y	С		
	ON	ON	ON	^	0	0	0	C-N.C	~	0	~	0	0	0	IID PV	ON	Y/C	Mute

O: Specified, ×: Not specified

#### **Description of Functions**

- 3-line Y/C separation circuit (VTR Record Mode) Provides clear Y and C separation using a dynamic comb filter, which logically extracts the chrominance signal, based on the result of detecting vertical 3-line non correlation using two 1-H delay lines. Also incorporates a vertical edge enhancer with coring function, which produces a clearer record signal with suppressed noise.
- (2) YNR and CNR circuits (VTR Playback Mode) Independently incorporates cyclic noise reduction using 1-H delay lines for Y and C, effectively reducing vertical non-correlation noise in the playback signal.
- (3) Skew corrector (Special Playback Mode for VHS VTR ×5 speed videotape)
  - From composite sync pulse signal (sync separation output) detects horizontal skew in units of 0.2 H ( $\times 2 = 0.4$  H before and after Cue/Rev noise bar) generated at special playback of VHS VTR  $\times 5$  speed videotape. Using the detection result, automatically corrects horizontal skew included in the input playback video signal by switching the delay time for line memory.

This function can be used for both composite video signals and independently-applied Y and C signals.

1) Pseudo vertical (PV) signal and composite signal necessary for detecting skew

Based on the reference signal of the horizontal frequency generated from the input composite sync signal, detects the position of input sync signal in units of 0.2 H. Because skew is detected due to the noise included in the input composite signal, apply the composite sync signal from which noise is reduced to some extent at sync separation (no filter in the IC).

Note that erroneous skew detection around the period where vertical sync signal is included can be prevented by halting skew detection and by setting PLL to the  $f_h$  as reference during the PV pulse period. So, apply pseudo vertical signal.

2) Supplementary function: pin 17 (HDPVOUT)

In Skew Correction Mode, pin 17 drives out the HD pulse (width: approx.  $4 \ \mu$ s) which synchronizes with the video signal after skew correction; in modes other than Skew Correction, pin 17 drives out the input composite sync signal. Pin 17 can also be used for output with the input PV mixed using the l<sup>2</sup>C bus (in Skew Correction Mode only). Use pin 17 for later-stage circuit such as 3DNR. Note, however, that since the HD lock position and jitter performance are not designed for high precision, do not use pin 17 directly for circuits requiring high precision.

3) Recommended use conditions (eg, search speed)

Since the skew amount is not the same for Cue/Rev with ×5 speed tape, depending on the search speed, after skew correction, horizontal synchronization may become inconsistent at junctions between fields. As a result, the time for each field differs and vertical synchronization degrades.

To avoid this phenomenon, it is necessary to select a search speed where four types of skew comprise a cycle during a 1-V pulse period (excluding PV pulse period). Consider a search speed with no or not much degradation of vertical synchronization, paying attention to the position of the noise bar.

(Example): In ×11 Cue Mode, skew for the 1-V pulse period consists of Skew 0 H → noise → skew 0.4 H → noise → skew 0.8 H → noise → skew 0.2 H → noise → skew 0.6 H → noise → skew 0 H. Where, consistency of horizontal synchronization is maintained. Degradation of vertical synchronization can also be made less conspicuous visually by increasing the search speed.

#### Maximum Rating (Ta = 25°C)

Character	stics	Symbol	Rating	Unit
Supply voltage		V <sub>DD</sub>	V <sub>SS</sub> + 6.0	V
Input voltage		V <sub>IN</sub>	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Potential difference be supply pins	etween power (Note 2)	V <sub>DG</sub>	0.4	V
Power dissipation	TC90A80N	Po	900	
(Note 3)	TC90A80F	гр	600	11100
Storage temperature		T <sub>stg</sub>	-55 to +125	°C

Note 2: Connect pin 3 to pin 23. The potential difference among all power supply pins, 3 (23), 12, 13, and 20, must not exceed 0.4 V.

The potential difference among VSS pins 5, 10, 21, and 26 must not exceed 0.01 V.

Note 3: Ta = 75°C for TC90A80F mounted on a PCB (70 mm × 70 mm × 1.6 mm)

#### **Recommended Operating Conditions**

Characteristics	Symbol	Min	Тур.	Max	Unit
Supply voltage	V <sub>DD</sub>	4.75	5.00	5.25	V
Potential difference between pins 3 and 23 (Note 4)	V <sub>DG1</sub>	_	0	0.04	V
Potential difference among power supply pins 3,12, 13, and 20	V <sub>DG2</sub>	—	0	0.15	V
Potential difference among V <sub>SS</sub> pins 5, 10, 21, and 26	V <sub>SG</sub>	—	0	0.01	V
Input voltage	V <sub>IN</sub>	0	—	V <sub>DD</sub>	V
Operating temperature	T <sub>opr</sub>	-10	—	75	°C

Note 4: Since power supply pins 3 and 23 are connected in the IC, supply power to them at the same voltage. If there is a large potential difference between the pins, a large current flows through the IC causing degradation or damage due to heat stress.

- Maximum ratings: A set of specified parameter values which must not be exceeded during operation, even for an instant. If any of these limit values is exceeded during operation, it causes permanent damage to the TC90A80N/F. Therefore, care must be exercised that the TC90A80N/F operates within the specified ranges.
- Recommended operating conditions: Minimum, typical and maximum values for key operating parameters such as supply voltage, DC voltage and operating temperature. Ensuring that the parameter values remain within these specified ranges during operation will help to ensure that the integrity of the TC90A80N/F is not compromised. When designing video equipment, be aware that the TC90A80N/F can function within the recommended operating ranges.

### **Electrical Characteristics**

#### **DC** Characteristics

## (Ta = 25°C, $V_{DD}$ = 5.00 V, clock input: 3.579545 MHz, 0.5 $V_{p-p}$ , I<sup>2</sup>C BUS: according to test conditions)

	Pin	Pin	Symbol		Typ	Max	Llnit	7	Fest Condi	tions (Rem	arks)			
Characteristics	No.	Name	Symbol	Min	Typ.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4		
	2 12							I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
Power supply	13,	V <sub>DD</sub>	IDD	60	85	105	mA	• Input signal : Apply NTSC color bar at 1-Vp-p to pin 9.						
	20, 23							Test content :	Measure t supply pin	he total cui s 3, 12, 13	rrent of pov , 20, and 2	wer 3.		
	1	BIAS	V <sub>1</sub>	0.9	1.3	1.7	V	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
	2	VRT	V <sub>2</sub>	3.02	3.16	3.30	V	Input signal :	Not apply	to pins 4, 7	, and 9.			
	4	CIN	V <sub>4</sub>	2.4	2.5	2.6	V	• Test content :	Measure t	he DC volta	age of thos	se pins.		
	6	VRB	V <sub>6</sub>	1.69	1.83	1.97	V							
	7	YIN	V <sub>7</sub>	1.69	1.83	1.97	V							
Pin voltage	9	YCIN	V <sub>9</sub>	1.72	1.86	2.00	V							
1 III voltage	19	FSC	V <sub>19</sub>	2.00	2.45	2.90	V							
	22	FIL	V <sub>22</sub>	1.8	3.0	4.2	V							
	24	$V_{B2}$	V <sub>24</sub>	3.0	3.4	3.8	V							
	25	YOUT	V <sub>25</sub>	2.37	2.5	2.63	V							
	27	COUT	V <sub>27</sub>	3.52	3.7	3.88	V							
	28	$V_{B1}$	V <sub>28</sub>	1.2	1.6	2.0	V							
						1.0		I <sup>2</sup> C bus setup	4 0	0 0	0 2	0 0		
			View	Vaa	_		v	• Input signal :	Apply NTS	SC color ba	ir at 1-Vp-p	to pin 9.		
			♥ IML	*55		1.0	, i	• Test content :	Apply DC the DC vo	voltage to Itage chang	pin 11 and ge at the fo	measure		
								Vivi · Normal	operation					
3-level input	11. 1/1				_	2.8	v	VIMM Stops Y	//C separa	tion (drives	s out comp	osite		
voltage	11. KIF	VIIN	VIMM	1.8				video s	ignal to pir	1 25).	o at comp	00.10		
								V <sub>IMH</sub> : Receive (drives	es PV out High ('	√ <sub>OH</sub> ) to pin	ı 17).			
								Operations of V = 1 of the I <sup>2</sup> C bu	<sub>IMM</sub> and V is settings	<sub>IMH</sub> are inv	verted by D	ATA3 D2		
			VIMH	3.6	_	V <sub>DD</sub>	V	To support high	-speed pul	se input, th	ne circuit m	ust have		
								I <sup>2</sup> C bus setup	0 0	0 2	0 0	0 0		
			VIH	4	—	V <sub>DD</sub>	V	Test content :	Apply DC	voltage to	pins 8, 14,	15, and		
	0 . TE	OT							16. Chang	e the DC v	oltage and	l check		
	8 : IE								to those p	ins by mon	itoring the	DC		
2-level input voltage	14. CS								input botto	om voltage	of the pins	8, 14, 15		
	16: SE	A	V <sub>IL</sub> V <sub>S</sub>		—	1	V	V <sub>IH</sub> : Apply res	set signal.	composite	sync signa	l, l²C bus		
					High leve	el.	-							
								V <sub>IL</sub> : Apply res Low leve	et signal, I.	composite	sync signa	I, I <sup>2</sup> C bus		

## TC90A80N/F

			Veu	16	_	Vnn	v	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
			VОН	4.0	_	۷DD	ľ l	I <sup>2</sup> C bus setup	0 0	0 2	0 0	0 0		
Output voltage	17: HDPVOUT 18: MODE1		V <sub>OL</sub>	V <sub>SS</sub>		0.4	V	<ul> <li>Test content : Measure the output voltage on pins and 18 when DC is applied with a 4 resistor.</li> <li>V<sub>OH</sub> : Connects a 4.7-kΩ resistor between pin 17/ and GND.</li> <li>V<sub>OL</sub> : Connects a 4.7-kΩ resistor between pin 17/ and V<sub>DD</sub>.</li> </ul>						
		6 SDA			I			I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0		
	16		V <sub>ACK</sub>	V <sub>SS</sub>		0.4	V	• Test content :	Measure tl DC is appl	he ACK ou ied with a 4	tput voltag 4.7-kΩ resi	e when istor.		
								Connect a 4.7-k	Ω resistor	between p	in 16 and \	/ <sub>DD</sub> .		

#### **AC Characteristics**

#### Luminance signal input/output characteristics

(Ta = 25°C, V<sub>DD</sub> = 5.00 V, clock input: 3.579545 MHz, 0.5 V<sub>p-p</sub>, I<sup>2</sup>C bus: according to test conditions)

	Cumphel		-			-	Test Condi	tions (Rem	narks)					
Characteristics	Symbol	Min	Typ.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4				
Recommended input level	Vizini	_	10	13	V	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
	♥ Y IN		1.0	1.0	v	• Input signal : Apply white 100% signal to pins 7 and 9.								
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
Low-frequency gain	GY	5.5	6.0	6.5	dB	Input signal:	Apply whi 9.	te 100% si	gnal at 1-∖	′p-p to pin				
						Test content:	Compare input leve	pin 25 ou I.	tput level	with pin 9				
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
						Input signal	Apply 1-	/p-p, 2.5-V	DC offset	sine				
Comb characteristic	Ycom	40	45	-	dB		wave to p	oin 9.						
						Test content	Monitor p Measure 3.51678	in 25. Chai gain differ MHz and 3	nge input f ence betwe .579545 M	requency. een Hz.				
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
				Input signal	Apply 1-\	/p-p, 2.5-V	DC offset	sine						
Frequency characteristic	FY	-2	-1	0	dB		wave to pin 9.							
		-			GD	Test content	: Monitor p	in 25 in Kil	ller Mode.	Change				
							difference	e between	0.5 MHz a	nd 3				
					1.05									
	L -	-1	0	+1	LSB	(reference value)								
Integral error	В	-3	0	+3	LSB	(reference valu	e)							
			400	700	Ω	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
Output impedance	Zy	250				Input signal	: Input 1-V pin 9.	p-p, 15-kH	z square w	ave to				
						Test content	Calculate applied w connecte	output im /ith/without d between	pedance, A 300-Ω res pin 25 and	AC istor I GND.				
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
Fundamental clock leakage	L <sub>1fv</sub>	_	0.3	1.0	mVrms	Input signal	No input	to pin 9.						
	i iy					Test content	Measure compone	f <sub>sc</sub> (3.5798 Int of pin 28	545 MHz) 5.					
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
Clock leakage 1	Lan	_	4	_	mVrms	Input signal	No input	to pin 9.						
, , , , , , , , , , , , , , , , , , ,						Test content	Measure compone	4 f <sub>sc</sub> (14.3 int of pin 2	1818 MHz 5.	)				
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0				
Clock leakage 2	Lon	_	20	_	mVrms	Input signal	No input	to pin 9.	•					
Clock leakage 2	-ory					Test content	Measure compone	8 f <sub>sc</sub> (28.6 nt of pin 2	3636 MHz 5.	)				

### Chrominance signal input/output characteristics

(Ta = 25°C, V <sub>DD</sub> = 5.00 V, clock input: 3.579545 MHz, 0.5 V <sub>p-p</sub> ,	I <sup>2</sup> C bus: according to test conditions)
---	---

	Symbol		Ŧ			Те	st Conditio	ons (Rem	arks)	
Characteristics	Symbol	Min	Typ.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4
						I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0
Recommended input level	V <sub>CIN</sub>	_	1.0	1.3	V	Input signal :	Apply chr (To pin 4, to pin 9, c	oma 1009 chromina composite	% signal to ance signa video sig	o pin 4. al only; gnal)
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
		4.5				I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0
Chrominance signal gain	GC		5.2	5.8	dB	• Input signal :	Apply chr signal to p chromina composite	oma 1009 pins 4 and nce signa e video si	%, 0.714-` d 9. (To pi Il only; to gnal)	Vp-p in 4, pin 9,
						Test content :	Compare input leve	pin 27 ou I.	itput level	with
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
						• Input signal :	Apply 0.7	14-Vp-p,	2.5-V DC	offset
Comb characteristic Ccom 35 40 — dB		dB	• Test content :	sine wave Monitor p frequency between 3.579545	e to pin 9. in 27. Cha 7. Measur 3.57168 M MHz.	ange inpu e gain difi /IHz and	it ference			
						I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0
BPF frequency characteristic		-0.5	-0.2	0		Input signal :	Apply 0.7	14-Vp-p s	sine wave	to pin 4.
	BWC				dB	Test content :	Monitor p frequency between 3 3.079545	in 27. Cha /. Measur 3.579545 MHz.	ange inpu e gain difi MHz and	it ference
	50	•	_	-	0/	I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
	DG	0	2	5	%	Input signal :	Apply 1-V 40 IRE) to	/p-p, 5-ste p pin 9.	ep stairca	se (0 =
Differential phase	DP	0	2	5	0	Test content :	Monitor p (p-p value	in 27 usin e).	ng vector s	scope
						I <sup>2</sup> C bus setup	8 0	0 0	0 0	0 0
						• Input signal :	Apply 1-V	'p-p chror	ma 100%	signal to
Output impedance	Zc	250	400	700	Ω	Test content :	pin 4. Calculate applied w connected GND.	output im ith/withou d betweer	npedance It 300-Ω re n pin 27 a	, AC esistor nd
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
Fundamental wave clock	L <sub>1fc</sub>	_	0.3	1.0	mVrms	Input signal :	No input t	o pin 9.		
Теакаўе						Test content :	Measure compone	f <sub>sc</sub> (3.579 nt of pin 2	9545 MHz 27.	)
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
Clock leakage 1	L <sub>4fc</sub>	_	4	_	mVrms	Input signal :	No input t	o pin 9.		
	110		+			Test content :	Measure compone	4f <sub>sc</sub> (14.3 nt of pin 2	31818 MH 27.	z)
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0
Clock leakage 2	L <sub>8fc</sub>	_	20	_	mVrms	Input signal :	No input t	o pin 9.		
-						Test content :	Measure compone	8f <sub>sc</sub> (28.6 nt of pin 2	3636 MH 27.	z)

#### **YNR Characteristics**

(Ta = 25°C, V<sub>DD</sub> = 5.00 V, clock input: 3.579545 MHz, 0.5 V<sub>p-p</sub>,  $I^2$ C bus: according to test conditions)

	Symbol		-			Test Conditions (Remarks)								
Characteristics	Symbol	Min	Typ.	Max	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4				
		_				I <sup>2</sup> C bus setup	8 0	0 0	08	FC				
Y comb characteristic 1	YNRW1		-23	-20	dB	<ul> <li>Input signal : Apply 71.3 mVp-p, 2.5-V DC offset sine wave to pin 7.</li> <li>Test content : Monitor pin 25. Change input frequency. Measure gain difference between 629.36 kHz</li> </ul>								
							and 621.4	193 kHz.						
Y comb characteristic 2						I <sup>2</sup> C bus setup	80	0 0	0 8	FD				
			-20	-17	dB	Input signal :	Apply 71. sine wave	4 mVp-p, e to pin 7.	2.5-V DC	; offset				
		_	-20	-17	ųв	Test content :	Monitor p Change ir gain diffe and 621.4	in 25. nput frequ rence bet 193 kHz.	iency. Me ween 629	asure .36 kHz				
	YCOBW1	_	-9	-7		I <sup>2</sup> C bus setup	8 0	0 0	0 8	FΕ				
V comb characteristic 3					dP	Input signal :	Apply 71. sine wave	4 mVp-p, e to pin 7.	2.5-V DC	; offset				
					uв	• Test content :	Monitor p Change ir gain differ and 621.4	in 25. nput frequ rence bet 193 kHz.	iency. Me ween 629	asure .36 kHz				
						I <sup>2</sup> C bus setup	8 0	0 0	0 8	FF				
V comb sharostoristic 4	YCOBN1	_	-12	10	40	• Input signal :	Input 71.4 sine wave	4 mVp-p, e to pin 7.	2.5-V DC	offset				
Y comb characteristic 4				-10	ав	Test content :	Monitor p Change ir gain differ and 621.4	in 25. nput frequ rence bet 193 kHz.	iency. Me ween 629	asure .36 kHz				

#### **CNR Characteristic**

(Ta = 25°C, V<sub>DD</sub> = 5.00 V, clock input: 3.579545 MHz, 0.5 Vp-p, I<sup>2</sup>C bus: according to test conditions)

	Cumphel	Min	Тур.	Max	Unit	Test Conditions (Remarks)							
Characteristics	Symbol					I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4			
						I <sup>2</sup> C bus setup	8 0	FC	0 0	0 0			
C comb characteristic	CNR	_	-14	-12	dB	Input signal :     Test content :	Apply 71. sine wave Monitor p Change ir gain differ MHz and	4 mVp-p, to pin 4. nput frequ rence bet 3.571678	2.5-V DC lency. Me ween 3.57 MHz.	offset asure 79545			

#### PLL characteristic

(Ta =  $25^{\circ}$ C, V<sub>DD</sub> = 5.00 V, clock input: according to test conditions, I<sup>2</sup>C bus: according to test conditions)

Characteristics	Symbol	Min	Typ	Max	Linit	Test Conditions (Remarks)							
Characteristics	Symbol	IVIIII	тур.	IVIAX	Offic	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4			
		. 100	_			I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
Bull in frequency range	Λ.f			_	kHz	• Clock input : Change input frequency at 0.5 Vp-p.							
Pull-In frequency range	Δι <sub>CKN</sub>	Ŧ100				Test content :	Change ir (3.579548 measure	nput frequ 5 MHz) as pull-in rar	iency with referenc ige for PL	n f <sub>sc</sub> e and .L.			
						I <sup>2</sup> C bus setup	0 0	0 0	0 0	0 0			
						Clock input :	Change ir (3.579548	nput ampl 5 MHz).	litude at f	SC			
						Test content :	Increase 0 Vp-p ar for PLL.	input cloc Id measu	k amplitu re input a	de from mplitude			
	V <sub>ck</sub>	0.3	0.5	2.0		I <sup>2</sup> C bus setup	0 1	0 0	00	0 0			
Operating input amplitude 1					V <sub>n-n</sub>	Clock input :	Change ii (7.15909	nput ampl MHz).	itude at 2	f <sub>sc</sub>			
						Test content :	Increase 0 Vp-p ar for PLL.	input cloc Id measu	k amplitu re input a	de from mplitude			
						I <sup>2</sup> C bus setup	0 2	0 0	0 0	0 0			
						Clock input :	Change ii (14.31818	nput ampl 3 MHz).	litude at 4	f <sub>sc</sub>			
						Test content :	Increase 0 Vp-p ar for PLL.	input cloc Id measu	k amplitu re input a	de from mplitude			
						I <sup>2</sup> C bus setup	03	0 0	0 0	0 0			
		0.5	1.0			<ul> <li>Input signal : Apply 10-kHz, 1-Vp-p triangular wave to pin 9.</li> </ul>							
Operating input amplitude 2	V <sub>ck8</sub>			2.0	V <sub>p-p</sub>	Clock input :	Change ir (28.63636	nput ampl 6 MHz).	litude at 8	f <sub>sc</sub>			
						• Test content :	Increase 0 Vp-p ar where pir	input cloc nd measu n 25 outpu	k amplitu re input a it stabilize	de from mplitude es.			

#### **HD Reference Characteristics**

(Ta = 25°C, V<sub>DD</sub> = 5.00 V, clock input: 3.579545 MHz, 0.5 V<sub>p-p</sub>,  $I^2$ C bus: according to test conditions)

Characteristics	Symbol	Min	Tun	Мах	Linit	Test Conditions (Remarks)								
Characteristics	Symbol	IVIIII	тур.	Wax	Unit	I <sup>2</sup> C bus setup	DATA1	DATA2	DATA3	DATA4				
				_		I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0				
HD output pulse width	HDW	—	4.4		μs	• Input setting: pin 11 = 0 V, pin 14 = 0 V								
						Test content:	Measure	HD pulse	width of	oin 17.				
HD free-running frequency				_		I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0				
	HDF	—	15.734		kHz	• Input setting :	pin 11 = {	5 V, pin 14	4 = 0 V					
						Test content :	Measure	HD frequ	ency of pi	n 17.				
						I <sup>2</sup> C bus setup	4 0	0 0	0 0	0 0				
HD pull-in frequency range	HDPU	_	±280	_	Hz	Input setting :     Test content :	Set pin 1 signal wh and ampl 0 V to 5 V frequency Change in (15.734 k measure frequency frequency	1 to 0 V, a ose High itude is 5 /) to pin 1 /. hput frequ Hz) as re pull-in rar / of pin 17 /.	and apply period is V (increa 4. Chang lency with ference a nge where locks to	pulse 4 μs se from e input n f <sub>h</sub> nd e HD the input				
						I <sup>2</sup> C bus setup	4 0	0 0	00	00				
Minimum input sync pulse width	HD	_	300	_	ns	Input setting :     Test content :	1 to 0 V, a Hz) pulse e is 5 V (ir pin 14. C input puls d measure ) frequence	and apply signal wh ncrease fr hange Hi he. we width fr e input pu cy of pin 1	f <sub>h</sub> nose om 0 V gh om Ise width I7 locks					

#### **Test Circuit**



#### **SW Control Table**

Measuring characteristic (symbol)	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	SW10	SW11	SW12
Supply current	1	1	3	2	1	2	2	3	3	2	1	1
Pin voltage	2	2	3	2	2	2	2	3	3	2	1	1
3-level input voltage	1	1	3	2	1	1	2	3	3	2	1	1
2-level input voltage	1	1	3	1	1	2	1	3	3	2	1	1
Output voltage	1	1	3	2	1	2	1	1, 2	1, 2	2	1	1
Low-frequency gain	1	1	3	2	1	2	2	3	3	2	1	1
Comb characteristic (Ycom)	1	1	2	2	1	2	2	3	3	2	1	1
Frequency characteristic	1	1	2	2	1	1	2	3	3	2	1	1
Output impedance (Zy)	1	1	3	2	1	2	2	3	3	2	1, 2	2
Fundamental wave clock leakage (L1fy)	2	2	3	2	2	2	2	3	3	2	1	1
Chrominance signal gain	1	1	3	2	1	2	2	3	3	1	1	1
Comb characteristic (Ccom)	1	1	2	2	1	2	2	3	3	1	1	1
BPF frequency characteristic	1	1	3	2	1	2	2	3	3	1	1	1
Output impedance (Zc)	1	1	3	2	1	2	2	3	3	1	1, 2	2
Fundamental wave clock leakage (L1fc)	2	2	3	2	2	2	2	3	3	1	1	1
Y comb frequency characteristic 1, 2, 3, 4	1	1	1	2	1	2	2	3	3	2	1	1
CNR characteristic	1	1	3	2	1	2	2	3	3	1	1	1
PLL characteristic (3 items)	1	1	3	2	1	2	2	3	3	2	1	1
HD reference characteristic (4 items)	1	1	3	2	1	1	1	3	3	2	1	1
I <sup>2</sup> C bus control characteristic	1	1	3	2	1	2	2	3	3	2	1	1



### Package Dimensions

SDIP28-P-400-1.78

Unit : mm



Weight: 1.7 g (typ.)

### Package Dimensions



Weight: 0.8 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.