

μA9706 • μA9706A

MULTI-CHANNEL, 12-BIT ACCURATE, μP COMPATIBLE, D/A CONVERTERS


FAIRCHILD LINEAR INTEGRATED CIRCUITS

GENERAL DESCRIPTION — The μA9706 and μA9706A are digital-to-analog-converters which allow a microprocessor system to interface and control analog systems. The μA9706 is programmed by 9-bit words, accepted in a serial format, while the μA9706A accepts 9-bit words in parallel 3-bit groups. Both the μA9706 and μA9706A provide conversions on all channels simultaneously and continuously as long as the oscillator signal is present. Digital-to-analog conversion is accomplished using a pulse-width ratio technique for directly controlling the duty cycle of the output pulse streams. Each channel, when appropriately filtered, supplies 6-bit resolution, or 64 discrete analog levels. By properly summing two outputs, the resolution may be controlled up to 12 bits, or 4096 discrete levels. The μA9706 provides 8-channel operation, whereas the μA9706A provides 7-channel operation. Each channel output maintains 12-bit, or ±.01% full-scale, accuracy.

- MICROPROCESSOR COMPATIBLE
- CMOS TECHNOLOGY
- LOW COST
- 8 CHANNELS (μA9706), 7 CHANNELS (μA9706A)
- LINEARITY ±0.01%
- EXPANDABLE TO 12-BIT RESOLUTION
- INTERNAL MEMORY
- SINGLE SUPPLY (+5 V)
- EXCELLENT STABILITY — NO ADJUSTMENTS
- SUITED FOR BUS ORIENTED APPLICATIONS
- μA9706 — SERIAL INPUT FORMAT
- μA9706A — PARALLEL INPUT FORMAT

APPLICATIONS

- Remote Control TV — Tuning, Volume, Color Contrast, Intensity, Hue
- Remote Control Audio Systems — Stereo
 Quadrasonic
- Microprocessor Control Systems — Games, Toys
 Appliances
 Automotive
 Industrial Processes
 Instrumentation



CONNECTION DIAGRAM
μA9706
14-PIN DIP PACKAGE
(TOP VIEW)
PACKAGE OUTLINES 7A 9A
PACKAGE CODES D P

ORDER INFORMATION



TYPE	PART NO.
μA9706	μA9706PC
μA9706	μA9706DC

CONNECTION DIAGRAM
μA9706A
16-PIN PACKAGE
(TOP VIEW)
PACKAGE OUTLINES 7B 9B
PACKAGE CODES D P

ORDER INFORMATION

TYPE	PART NO.
μA9706A	μA9706APC
μA9706A	μA9706ADC

FUNCTIONAL DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

V_{DD} Relative to V_{SS}	-0.3 V to 5.5 V
Digital Input Range	-0.3 V to $V_{DD} + 0.3$ V
Output Sink or Source Current	25 mA
Operating Temperature	0°C to 85°C
Storage Temperature	-65°C to +150°C
Pin Temperature (Soldering, 10 s)	260°C

ELECTRICAL CHARACTERISTICS: $V_{DD} = +5$ V, $V_{SS} = 0$ V, $T_A = 0^\circ$ C to $+70^\circ$ C, $f_{osc} = 100$ kHz

SYMBOL	CHARACTERISTICS	MIN	TYP	MAX	UNITS
R_O	Output Resistance (Channels 4 & 5)		30	50	Ω
R_{O1}	Output Resistance (Channels 0, 1, 2, 3, 6, 7)		300	1000	Ω
f_{osc}	Oscillator Frequency	50		2000	kHz
t_H	Data Clock HIGH Time	4			μ s
t_L	Data Clock LOW Time	4			μ s
$t_{W/R}$	W/R Pulse Width	4		$128/f_{osc}$	μ s
Error	Linearity			0.01	%
V_{IH}	Voltage Input HIGH			2.7	V
V_{IL}	Voltage Input LOW	0.8			V
I_{DD}	Power Supply Current		40	200	μ A
I_{IN}	Input Current			50	μ A
C_{IN}	Input Capacitance		8		pF
t_r	Input Rise Time			1.0	μ s
t_f	Input Fall Time			1.0	μ s
t_s	Input Set-up Time			1.0	μ s

5

FUNCTIONAL DESCRIPTION

The functional blocks of the μ A9706 and μ A9706A are defined by the pulse-width ratio conversion scheme that they employ. In addition, other requirements which include microprocessor compatibility, multi-channel operation, and simultaneous conversion of all channels add to the basic structure. The μ A9706 consists of seven functional blocks: a 6-bit binary counter, a pulse distributor called a priority encoder, 6 x 8 RAM, 1-of-8 channel address decoder, 6-to-1 channel-data multiplexer, 9-bit input shift register, and a set of eight output buffers.

The pulse-width-ratio conversion scheme divides the conversion cycle into binary-weighted time intervals and associates each time interval with a bit position in the 6-bit control word. The control word residing in RAM is then addressed, bit by bit, each bit addressed for the associated time interval. The value of each bit, "1" or "0", controls the output, HIGH or LOW, during this time interval (see Figure 1). In this manner, an output pulse stream is generated with a duty cycle defined by the control word. When the pulse stream is filtered, a dc value is extracted that is proportional to the duty cycle of the pulse stream and, hence, proportional to the control word.

The 6-bit counter generates the fundamental time intervals for the system and may be driven by any open-collector TTL or CMOS logic that produces a square-wave signal with a frequency in the range of 50 kHz to 2 MHz. The time intervals (binary-weighted pulse widths) generated by the counter are decoded by the priority encoder which serves two functions. First, it ensures that each of the six time intervals (control pulses) is used once during the conversion cycle. Second, it distributes the control pulses to both the channel-data multiplexer and to the column-address inputs of the 6 x 8 RAM.




Fig. 2 μ A9706 Input Timing and Format

5





Fig. 3 μ A9706A Input Timing and Format

TYPICAL μ A9706 SYSTEM



μ A9706 F8 OBJECT CODE SUBROUTINE

enter with R_0 = data to be output to 9706
 R_1 = address to be output to 9706
 entry = H'100'

F8 Object Code	}	M100-130	
		M0100=20	20 52 20 04 53 20 07
		M0108=B0	20 0F B0 40 22 FE 18
		M0110=24	0C B0 24 02 B0 40 12
		M0118=50	42 12 52 94 EF 41 50
		M0120=43	52 70 51 53 40 18 18
		M0128=94	E3 20 0B B0 20 0F B0
		M0130=1C	

Port 0 bit 0 = Data Input
 Port 0 bit 1 = Data Clock
 Port 0 bit 2 = $\overline{W/R}$
 Port 0 bit 3 = Scope Trigger

Exit = return, destroyed R_0, R_1, R_2, R_3, Acc

μ A9706A F8 OBJECT CODE SUBROUTINE

enter with R_0 = data to be output to 9706A
 R_1 = address to be output to 9706A
 entry = H'100'

F8 Object Code	}	M100-16D	
		M0100=20	61 52 53 54 40 18 50
		M0108=41	18 51 20 01 F1 13 C2
		M0110=52	20 02 F1 C3 53 20 04
		M0118=F1	12 C4 54 20 01 F0 13
		M0120=13	13 C2 52 20 02 F0 13
		M0128=13	C3 53 20 04 F0 13 C4
		M0130=54	20 08 F0 12 C2 52 20
		M0138=10	F0 12 12 C3 53 20 20
		M0140=F0	12 12 12 C4 54 20 3F
		M0148=B0	20 7F B0 20 78 B0 20
		M0150=79	B0 42 B0 20 10 C2 B0
		M0158=43	B0 20 10 C3 B0 44 B0
		M0160=20	10 C4 B0 20 7F B0 20
		M0168=5F	B0 20 7F B0 1C

Port 0 bit 0 = ID clock
 Port 0 bit 1 = DB_0
 Port 0 bit 2 = DB_1
 Port 0 bit 3 = DB_2
 Port 0 bit 4 = data clock
 Port 0 bit 5 = $\overline{W/R}$
 Port 0 bit 6 = scope trigger

Exit = return, destroyed $R_0, R_1, R_2, R_3, R_4, Acc$