

80 CHANNEL SEGMENT DRIVER FOR LCD DOT MATRIX LCD

The KS0104 is a LCD driver LSI which is fabricated by low power CMOS high voltage process technology. This device consists of 80 bit bidirectional shift register, 80 bit data latch and 80 bit driver (refer to fig 1).

FUNCTION

- Dot matrix LCD segment driver with 80 channel output
- Input/Output signal
 - Input: 4 bit parallel display data, control pulse from controller and bias voltage (V₁, V₃, V₄, V_{EE})
 - Output; 80 channel waveform for LCD driving.
- Power down function to make power consumption low.

FEATURES

- Power supply voltage: +5V ± 10%
- Supply voltage for display: -8 ~ -28V
- Parallel data processing (4 bit)

- Applicable LCD duty: $\frac{1}{68} \sim \frac{1}{256}$
- Interface

COM	driver	SEG (cascade)
KS0083, KS0103		Other KS0104

- High voltage CMOS process
- 100 QFP and bare chip available.

BLOCK DIAGRAM




Fig 1 KS0104 Functional block diagram

PIN CONFIGURATION





Fig. 2. 100 QFP Top View

MAXIMUM ABSOLUTE LIMIT (Ta=25°C)

Characteristic	Symbol	Value	Unit
Power supply voltage	V _{DD}	-0.3~6.0	V
Driver supply voltage	V _{LCD}	0~30	V
Input voltage	V _{IN}	-0.3~V _{DD} +0.3	V
Operating temperature	T _{opr}	-20~+85	°C
Storage temperature	T _{stg}	-55~+150	°C

Voltage greater than above may result in damage to the circuit.



ELECTRICAL CHARACTERISTICS

DC Characteristics (V_{DD}=5V±10%, V_{SS}=0V, Ta=25°C, C_L=15pF)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
Operating Voltage	V _{DD}	—	4.5	—	5.5	V
	V _{DD} -V _{EE}	—	8	—	28	
Input Voltage (*1)	V _{IH}	—	0.8V _{DD}	—	—	—
	V _{IL}	—	—	—	0.2V _{DD}	
Input Current (*1)	I _{IH}	V _{IH} =V _{DD} , V _{DD} =5.5V	—	—	1	μA
	I _{IL}	V _{IH} =0V, V _{DD} =5.5V	—	—	-1	
Output Voltage (*2)	V _{OH}	I _O =-0.2mA, V _{DD} =4.5V	V _{DD} -0.4	—	—	V
	V _{OL}	I _O =0.2mA, V _{DD} =4.5V	—	—	0.4	
On resistance (*3)	R _{ON}	V _{DD} -V _{EE} =23V, V _{DD} =4.5V *4 V _{IN} -V _{OL} =0.25V	—	2	4	kΩ
Supply current (*5)	I _{DD} SBY	CL2=1MHz Display data is not processing	—	—	200	μA
	I _{DD} I	V _{DD} =5.5V Display data is processing	—	—	3	mA
	I _V	V _{DD} -V _{EE} =26V Current on V ₁ , V ₃ , V ₄ V _{EE} pins	—	—	±100	μA
Input capacitance	C _I	f=1MHz	—	5	—	pF

*1: Applicable pin: CL1, CL2, EI, E0, D0-D3, SHL, DISPOFF, M

*2: Applicable pin: EI, E0

*3: Applicable pin: S1-S80

*4: V_{IH}=V_{DD}-V_{EE}, V₃=13/15 (V_{DD}-V_{EE}), V₄=2/15 (V_{DD}-V_{EE}), V_{DD}=V₁

*5: Display data 1010-M=40HZ.

AC CHARACTERISTICS ($V_{DD}=+5\pm 10\%$, $V_{SS}=0V$, $T_a=+25^\circ C$, $C_L=15pF$)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Clock frequency	f_{CL}	Duty=50%	3.4	—	—	MHz
Clock, pulse width	t_w		100	—	—	ns
Clock rise/fall time	t_{CT}		—	—	50	
Data set-up time	t_{SU}		50	—	—	
Data hold time	t_{DH}		80	—	—	
Clock-CL ₁ time	t_{CL}		200	—	—	
CL ₁ set-up time	t_{CSU}		90	—	—	
CL ₁ -clock time	t_{CK}		200	—	—	
Propagation delay time	t_{PHL}	$\bar{E}O$ Output	—	—	224	
		$\bar{E}I$ Output	—	—	224	
EO, EI set-up time	t_{PSU}	$\bar{E}O$ Input	70	—	—	
		$\bar{E}I$ Input	70	—	—	

2




Fig. 3. Timing characteristic


PIN DESCRIPTION (continue)

Pin(No)	Input output	name	Function	Interface																			
D ₀ ~D ₃ (43-46)	Input	Display data input	Display data input pins for 4 bit parallel shift register and its is input synchronized with the clock pulse. The combination of D ₀ ~D ₃ level, M signal, Display data output level and the display on the LCD panel is described on the table below. (DISPOFF=H)	controller																			
			<table border="1"> <thead> <tr> <th>D₀~D₃</th> <th>M</th> <th>Display data output level</th> <th>Display on the LCD</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>V₃</td> <td>OFF</td> </tr> <tr> <td>H</td> <td>L</td> <td>V₁</td> <td>ON</td> </tr> <tr> <td>L</td> <td>H</td> <td>V₄</td> <td>OFF</td> </tr> <tr> <td>H</td> <td>H</td> <td>V_{EE}</td> <td>ON</td> </tr> </tbody> </table>		D ₀ ~D ₃	M	Display data output level	Display on the LCD	L	L	V ₃	OFF	H	L	V ₁	ON	L	H	V ₄	OFF	H	H	V _{EE}
D ₀ ~D ₃	M	Display data output level	Display on the LCD																				
L	L	V ₃	OFF																				
H	L	V ₁	ON																				
L	H	V ₄	OFF																				
H	H	V _{EE}	ON																				

2

***NOTE 1**

The below figure shows when the bias voltage is divided by the resistor (1/15 Bias, 1/200 Duty)



***NOTE 2 Truth table**

M	Latched data	DISPOFF	Output level (S ₁ -S ₈₀)
L	L	H	V ₃
L	H	H	V ₁
H	L	H	V ₄
H	H	H	V _{EE}
X	X	L	V ₁


*NOTE 3

- $\overline{E\bar{O}}$ and $\overline{E\bar{I}}$ pins working as input terminals.
ENABLE F/F stops Display Data In at "H" level input. ENABLE F/F starts Display data In at "L" level input.
- $\overline{E\bar{O}}$ and $\overline{E\bar{I}}$ pins working as output terminals.
These terminals are set to the "H" level immediately after ENABLE F/F is initialized by the load pulse. Upon completion of 80-bit serial/parallel conversion using the shift clock input from the CL2 terminal, these terminals are then set to the "L" level.
The operation of ENABLE F/F is terminated and held unchanged until the next load pulse is detected.
(For cascade connection, refer to the application circuit drawing.)

POWER DOWN FUNCTION


In order to reduce the power consumption, in case of cascade connection, KS0104 has a "power down function".

$\overline{E\bar{I}}$	Enable input	Enable Disable	L H
$\overline{E\bar{O}}$	Enable output	$\overline{E\bar{O}}$ of N th driver is connected to $\overline{E\bar{I}}$ of (N+1) th driver KS0104	



SHL = "H" ($\overline{E\bar{I}}$ =Input $\overline{E\bar{O}}$ =Output)
First KS0104's $\overline{E\bar{O}}$ should be connected to second KS0104's $\overline{E\bar{I}}$.

Fig 4. Timing Characteristics. (cascade connection)



2



ELECTRONICS

APPLICATION CIRCUIT

