

M82289 **BUS ARBITER** FOR M80286 PROCESSOR FAMILY

Military

- Supports Multi-Master System Bus **Arbitration Protocol**
- Synchronizes M80286 Processor with **Multi-Master Bus**
- Compatible with Intel Bus Standard Multibus® (IEEE 796 Standard)
- Three Modes of Bus Release Operation for Flexible System Configuration
- Supports Parallel, Serial, and Rotating **Priority Resolving Schemes**
- Military Temperature Range: -55°C to +125°C (T_C)
- Available in a 20-pin Cerdip Package

The Intel M82289 Bus Arbiter is a 5-volt, 20-pin HMOS* III component for use in multiple bus master M80286 systems. The M82289 provides a compact solution to system bus arbitration for the M80286 CPU.

The complete IEEE 796 Standard bus arbitration protocol is supported. Three modes of bus release operation support a number of bus usage models.

*HMOS is a patented process of Intel Corporation.




Figure 1. M82289 Block Diagram

M82289 M/IO C 20 D Vcc 19 🗖 🛐 READY 2 SYSB/RESB C 3 18 3 50/HOLD RESET 4 17 CLK 16 LOCK BCLK C 5 INIT 6 15 ALWAYS BREQ 0 7 14 LLOCK/CBOLCK BPRO 6 13 AEN 12 CBRQ BPRN 0 9 GND 10 11 BUSY

Figure 2. M82289 Pin Diagram

271032-1

December 1989

271032~2



Table 1. M82289 Pin Description

Symbol	Pin(s)	Туре			Name and Fi	unction		
CLK	17	I		ip as the timir		al from the M82C284 Clock or the bus arbiter and processor		
\$0/HOLD	18		or the HOLD is established M80286 S0 pThe S0 pin fuedge of proceprocessor, the Insupporting together with beginning of actions. The HOLD fullow during the master other	signal from so d during the pro- print meets the sinction is sele- essor reset. If e SO output of the M80286 of the other state a processor be processor be a processor be a falling edge	ome other bus rocessor rese setup and hol cted by forcin the M82289 if the process processor, the input pins us cycle and \$\overline{80}\$/HOLD pin of processor, the M82289 if the M82289	ne SO status signal from M80286 is master. The function of this input it of the M82289 Bus Arbiter. The dime requirements of this pin. It is given that input high during the falling is used to support an M80286 or will be high during reset. It is e M82289 decodes the SO pin in ST and M/IO, to determine the initiate bus request and surrender it is selected by holding this input reset. When supporting a bus monitors the HOLD signal to its.		
S1, M/ĬŌ	19, 1	***	processor. To to initiate bus either \$1 or \$	STATUS INPUTS are the status input signal pins from the M80286 processor. The arbiter decodes these inputs together with \$0/HOLD input to initiate bus request and surrender actions. A bus cycle is started when either \$1 or \$0 is sampled LOW at the falling edge of CLK. The M80286 \$1 and M/IO pins meet the setup and hold time requirements of these pins. M80286 Bus Cycle Status Encoding				
			14/15	M80286 S1	Bus Cycle S \$0/HOLD			
	1		M/10	0	0	Type of Bus Cycle Interrupt Acknowledge		
			0 0 0 1 1 1 1	0 1 1 0 0 1 1 1	1 0 1 0 1 0 1 0	I/O Read I/O Write None; Bus Idle Halt or Shutdown Memory Read Memory Write None; Bus Idle nother bus master, the \$\overline{51}\$ and		
			operation.	ust be field in	ion during 18	s, the Status Cycle, for proper		
SYSB/RESB	3	1	M/IO pins must be held HIGH during T _S , the Status Cycle, for proper operation. SYSTEM BUS/RESIDENT BUS is an input signal which determines with multi-master system bus is required for the current bus cycle. The signal can originate from address mapping circuitry such as a decode PROM attached to the processor address and status pins. The arbite request or retain control of the multi-master system bus when the SYSB/RESB pin is sampled HIGH at the end of the T _S bus state. During an interrupt acknowledge cycle, this input is sampled on every falling edge of CLK starting at the end of the T _S state until either SYSB/RESB is sampled HIGH or the bus cycle is terminated by the READY signal. Setup and hold times for this pin must be met for propoperation.					



Table 1. M82289 Pin Description (Continued)

Court of	Die (=)		1. mozzos Pin Description (Continued)
Symbol	Pin(s)	Туре	Name and Function
READY	2	I	READY is an active-LOW signal which indicates the end of the bus cycle. The M80286 halt or shutdown cycle does not require READY to terminate the bus cycle. Setup and hold times for this pin must be met for proper operation.
LOCK	16	l	LOCK is a processor-generated signal which when asserted (LOW) prevents the arbiter from surrendering the multi-master system bus to any other bus arbiter, regardless of its priority. LOCK is sampled by the arbiter at the end of the T _S (status) bus state. Setup and hold times for this pin must be met for proper operation.
ALWAYS/ CBQLCK	15	I	ALWAYS RELEASE or COMMON BUS REQUEST LOCK can be programmed at processor reset to be either the ALWAYS RELEASE (ALWAYS) strapping option or the COMMON BUS REQUEST LOCK (CBQLCK) control input. Setup and hold times for this pin must be met for proper programming. When this pin is LOW during the falling edge of processor reset (ALWAYS option) the arbiter is programmed to surrender the multimaster system bus after each bus transfer cycle. The M82289 will remain in the ALWAYS RELEASE mode until it is reprogrammed during the next processor reset. The bus arbiter is programmed to support the COMMON BUS REQUEST LOCK function by forcing this input pin HIGH during the falling edge of the processor reset. CBQLCK itself is an active-LOW signal which when active prevents the arbiter from surrendering the multi-master system bus to a common bus request through the CBRQ input pin.
RESET	4		PROCESSOR RESET is an active-HIGH input synchronous to the system clock (CLK). RESET is the processor initialization of the arbiter to release the multi-master bus and clear any pending request.
INIT	6	. 1	INITIALIZE is an active-LOW Multibus signal used to reset all arbiters on the Multibus system. It will cause the release of the multi-master bus, but will not clear the pending bus master request so that the arbiter can again request the multi-master bus. No arbiters have the use of the multi-master bus immediately after initialization. INIT is an asynchronous signal to CLK.
BCLK	5	_	BUS CLOCK is the multi-master system bus clock to which the multi-master bus interface signals are synchronized. BCLK can be asynchronous to CLK.
BREQ	7	0	BUS REQUEST is an active-LOW output signal used in the parallel and rotating priority resolving schemes. The arbiter activates BREQ to request the use of the multi-master system bus. The arbiter holds BREQ active as long as it is requesting or has possession of the multi-master system bus.
CBRQ	12	I/O (open- drain)	COMMON BUS REQUEST is a Multibus signal that indicates when an arbiter is requesting the Multibus. This pin is an open-drain input/output requiring an external pullup resistor. As an input CBRQ indicates that another arbiter is requesting the multi-master system bus. The input function of this pin is enabled by the CBQLCK signal. Setup and hold times for this pin must be met for proper operation. As an output CBRQ is asserted to indicate that this arbiter is requesting the Multibus. The arbiter pulls CBRQ low when it issues a BREQ. The arbiter releases CBRQ when it obtains the Multibus.



Table 1, M82289 Pin Description (Continued)

Symbol	Pin(s)	Туре	Name and Function
BPRN	9	-	BUS PRIORITY IN is an active-LOW input indicating that this arbiter has the highest priority of any arbiter requesting the system bus. BPRN HIGH signals the arbiter that a higher priority arbiter is requesting or has possession of the system bus. Setup and hold times for this pin must be met for proper operation.
BPRO	8	0	BUS PRIORITY OUT is an active-LOW output signal used in the serial priority resolving scheme. BPRO is connected to BPRN of the next lower priority to grant or revoke priority from that arbiter.
BUSY	11	I/O (open- drain)	BUSY is a Multibus signal which is asserted when the system bus is in use. BUSY is an open drain input/output requiring an external pullup resistor. As an input BUSY asserted indicates when the Multibus is in use. Setup and hold times must be met for proper operation. As an output BUSY is asserted to signal when this arbiter has taken control of the Multibus.
AEN	13	0	ADDRESS ENABLE is the output of the arbiter which goes directly to the processor's address latches, the M82C288 Bus Controller and the M82C284 Clock Generator. AEN asserted causes the bus controller and address latches to enable their output drivers. AEN also drives the clock generator ARDYEN input to enable its asynchronous ready input (ARDY). AEN can also be used as an active-LOW Hold Acknowledge to a bus master other than M80286. It signais to the bus master that control of the system bus has been relinquished when AEN is inactive (HIGH). Note that AEN goes active relative to BCLK and goes inactive relative to CLK.
LLOCK	14	0	LEVEL LOCK is an active-LOW output signal decoded from processor LOCK signal. LLOCK can be used as Multibus LOCK when buffered with a tri-state buffer enabled by the AEN signal. LLOCK will be cleared by RESET but not by INIT.
V _{CC}	20	ı	+ 5 volts supply voltage.
GND	10	ı	Ground.

FUNCTIONAL DESCRIPTION

The M82289 Bus Arbiter in conjunction with the M82C288 Bus Controller and the M82C284 Clock Generator interfaces the M80286 processor or some other bus master to a multi-master system bus. The arbiter multiplexes a processor onto a multi-master system bus. It avoids contention with other bus masters.

The M82289 has two separate state machines which communicate through bus request and release logic. The processor interface state machine is synchronous with the local system clock (CLK) and the multi-master system bus interface state machine is synchronous with the bus clock (BCLK).

The M82289 performs all signalling to request, obtain, and release the system bus. External logic is used to determine which bus cycles require the sys-

tem bus and to resolve priorities of simultaneous requests for control of the system bus.

M82289 with M80286

In a M80286 system using an M82289 Bus Arbiter, the M80286 processor is unaware of the arbiter's existence and issues commands as though it had exclusive use of the multi-master system bus such as Multibus. If the processor cycle requires Multibus access, the arbiter requests control of the Multibus. Until the request is granted the M82289 keeps $\overline{\text{AEN}}$ disabled to prevent the M82C288 Bus Controller and the address latches from accessing the Multibus. $\overline{\text{AEN}}$ inactive also disasserts the asynchronous ready enable ($\overline{\text{ARDYEN}}$) input of the M82C284 clock chip so that the system bus will appear as "NOT READY" to the M80286 processor.



Once the M82289 Bus Arbiter has acquired the bus, it will assert AEN allowing the M82C288 Bus Controller and the address latches to access the system bus and assert the ARDYEN input of the M82C284 Clock chip.

Typically, once the data transfer command has been issued by the M82C288 and the data transfer has taken place, a transfer acknowledge (\overline{XACK}) signal is returned to the processor on the multi-master system bus to indicate "Ready" from the accessed slave device. The processor remains in a series of "Wait States" (Repeated T_C states) until the addressed device responds with \overline{XACK} asserted signal to the M82C284 \overline{ARDY} input and the M82C284 asserts \overline{READY} to the processor. The processor then completes its bus cycle.

M82289 with Other Bus Masters

When supporting other bus masters, the \$\overline{S0}/HOLD and \$\overline{HEADY}\$ pins of the bus arbiter can be connected to the 'HOLD' pin of that master. The inverted \$\overline{AEN}\$ signal from the M82289 can be used as the hold acknowledge (HLDA) input for the other bus master.

The bus master sends a HOLD signal to the bus arbiter when it needs the system bus for a memory access. If the arbiter currently controls the system bus, $\overline{\text{AEN}}$ will be active. Otherwise, $\overline{\text{AEN}}$ will be inactive and the arbiter will request control of the system bus. The bus master will have to wait until the M82289 has asserted $\overline{\text{AEN}}$ (LOW), before it starts its bus cycle.

When the bus master no longer requires the Multibus it will have to inactivate the HOLD signal. The arbiter interprets the Multibus access as a single bus cycle which is terminated by HOLD going inactive (LOW). Thus the arbiter will not release the Multibus to any other bus master during a bus access cycle.

Processor Cycle Definition

Any M80286 system which gains access to the Multibus through the M82289 Bus Arbiter uses an internal clock which is one half the frequency of the system clock (CLK) (see Figure 3). Knowledge of the phase of the local bus master internal clock is required for proper M82289 control of the M80286 interface to Multibus. The local bus master informs the bus arbiter of its internal clock phase when it asserts the status signals. The M80286 \$\overline{50}\$ and \$\overline{51}\$ status signals are always first asserted in phase 1 of the local bus master's internal clock.




Figure 3. CLK Relationship to Internal Processor Phase and Bus T-States

Bus State Definition

The M82289 Bus Arbiter has three processor bus states (see Figure 4): Idle (T_i), Status (T_S), Command (T_C). Each bus state is two CLK cycles long. Bus state phases correspond to the internal CPU processor clock phases.

Bus Cycle Definition

The $\overline{S1}$ and $\overline{S0}$ status inputs are sampled by the M82289 on the falling edge of CLK and signal the start of a bus cycle by going active (LOW). The T_S bus state is defined to be the two CLK cycles during which either $\overline{S1}$ or $\overline{S0}$ is active (see Figure 5). When either $\overline{S1}$ or $\overline{S0}$ is sampled LOW, the next CLK cycle is considered the second phase of the associated processor clock cycle.




Figure 4. M82289 Processor Bus States

The arbiter enters the T_C bus state after the T_S state. The shortest bus cycle may have one T_S state and one T_C state. Longer bus cycles are formed by repeating T_C states. A repeated T_C bus state is called a wait state.

The \overline{READY} input determines whether the current T_C bus state is to be repeated. The \overline{READY} input has the same timing and effect for all bus cycles. \overline{READY} is sampled at the end of each T_C bus state to see if it is active. If sampled HIGH, the T_C bus state is repeated. This is called inserting a wait state.

When $\overline{\text{READY}}$ is sampled LOW, the current bus cycle is terminated. Note that the bus arbiter may enter the T_S bus state directly from T_C if the status lines are sampled active (LOW) at the next falling edge of CLK (see Figure 5). If neither of the status lines are sampled active at that time the M82289 will enter the T_I bus state. The T_I bus state will be repeated until the status inputs are sampled active.

Arbitration Between Bus Masters

The Multibus protocol allows multiple processing elements to compete with each other to access common system resources. Since the local M80286 processor does not have exclusive use of the system bus, if the Multibus is "BUSY" the M80286 processor will have to wait before it can access the system bus.

The M82289 Bus Arbiter provides an integrated solution for controlling access to a multi-master system bus. The bus arbiter allows both higher and lower priority bus masters to acquire the system bus depending on which release mode is used. In general, higher priority masters obtain the bus immediately

after any lower priority master completes its present transfer cycle. Lower priority bus masters obtain the bus when a higher priority master is not accessing the system bus or the proper surrender conditions exist. The M82289 handles this arbitration in a manner completely transparent to the bus master (e.g. M80286 processor).

At the end of each transfer, the arbiter may retain or release the system bus. This decision is controlled by the processor state, bus arbitration inputs and arbiter strapping options. (See Releasing the Multibus, ahead.)

Priority Resolving Techniques

Some means of resolving priority between bus masters requesting the multi-master bus simultaneously must be provided. The M82289 Bus Arbiter supports parallel, serial, and rotating system bus priority resolving techniques. All of these techniques are based on the concept that at a given time, one bus master will have priority above all the others.

An individual arbiter is the highest priority arbiter requesting the Multibus when its BPRN input is asserted (LOW). The highest priority requesting arbiter cannot immediately seize the system bus. It must wait until the present bus transaction is completed. Upon completing its current transaction the present bus owner surrenders the bus by releasing BUSY.

BUSY is an active-LOW 'Wired-OR' Multibus signal which goes to every bus arbiter on the system bus. When BUSY goes inactive, the arbiter which has requested the system bus, and presently has bus priority (BPRN LOW), seizes the bus by pulling BUSY LOW (see waveform in Figure 6).




Figure 5. M80286 Bus Cycle Definition (Without Wait States)



The generation of a multi-master bus request (BREQ) is controlled by the type of bus cycle and the SYSB/RESB input. Whenever the processor signals the status for memory read, memory write, I/O read, I/O write or interrupt acknowledge cycle, and SYSB/RESB is HIGH at the end of T_S , a bus request is generated.

When the status inputs indicate an interrupt acknowledge bus cycle, the arbiter allows external logic to decide (through the SYSB/RESB input) whether the interrupt acknowledge cycle should use the Multibus.

Figure 7 shows how SYSB/RESB is repeatedly sampled until it is sampled HIGH or the bus cycle is terminated. If the bus cycle is completed (READY is sampled LOW) before SYSB/RESB is sampled HIGH, the arbiter will not request the Multibus.

The M82289 bus Arbiter does not generate a separate BREQ for each bus cycle. Instead the M62289 generates BREQ when it requests the bus and holds BREQ active during the time that it has possession of the bus. Note that all multi-master system bus requests (via BREQ) are synchronized to the system bus clock (BCLK).




Figure 6. Bus Exchange Timing For The Multibus




Figure 7. Bus Request Timing During an Interrupt Acknowledge Cycle

Parallel Priority Resolving Technique

The parallel priority resolving technique requires a separate bus request line (BREQ) for each arbiter on the multi-master system bus (see Figure 8). Each BREQ line enters a priority encoder which generates the binary address of the highest priority BREQ line currently active. The binary address is decoded to select the BPRN line corresponding to the highest priority arbiter requesting the bus. In a parallel scheme, the BPRO output is not used.

The arbiter receiving priority (BPRN LOW) then allows its associated bus master onto the multi-master system bus as soon as the bus becomes available (i.e., the bus is no longer busy). Any number of bus masters may be accommodated in this way, limited only by the complexity of the external priority resolving circuitry. Such circuitry must resolve the priority within one BCLK period.

Serial Priority Resolving Technique

The serial priority resolving technique eliminates the need for the priority circuitry of the parallel technique

by daisy-chaining the bus arbiters together, that is, connecting the higher priority arbiter's BPRO output to the BPRN of the next lower priority arbiter (see Figure 9). The highest priority bus arbiter would have its BPRN tied LOW in this configuration, signifying to the arbiter that it always has the highest priority when requesting the system bus. In a serial scheme, the BREQ output is not used.

Since arbitration must be resolved within one BCLK period the number of arbiters connected together in the serial priority is limited by arbiter BPRN to BPRO propagation delay (18 ns). For a 10 MHz Multibus BCLK, five M82289 Bus Arbiters may be connected together in serial configuration.

Maximum number of chained-priority devices =

BCLK period
BPRN to BPRO delay

When using the serial priority resolving scheme, a higher priority arbiter (for example, arbiter 2, Figure 9) passes priority to the next lower priority arbiter

21




Figure 8. Parallel Priority Resolving Technique






Figure 9. Connections for Serial Priority Resolving Technique




Figure 10. Serial Priority Bus Behavior

(arbiter 3) by asserting its BPRO signal (LOW). This asserts BPRN of next arbiter (arbiter 3) as shown in Figure 10A and 10B. An arbiter's BPRO is asserted if the arbiter has priority (BPRN is asserted) but is not accessing or requesting the system bus (as indicated by BREQ inactive as shown in Figure 10C and 10E for arbiter 3). Whenever a higher priority arbiter (arbiter 3) issues a bus request its BPRO goes inactive causing the next lower priority arbiter (arbiter 4) to lose its bus priority (Figure 10F). Any arbiter (arbiter 3) will also bring its BPRO inactive if its BPRN goes inactive (from arbiter 2), thereby passing the

loss of bus priority onto the lower priority arbiters (e.g. arbiter 4) as shown in Figure 10D.

Rotating Priority Resolving Technique

The rotating priority resolving technique is similar to the parallel priority resolving technique except that priority is dynamically re-assigned. The priority encoder is replaced by a more complex circuit which rotates priority between requesting arbiters, thus allowing each arbiter an equal chance to use the multi-master system bus over a given period of time.



Selecting the Appropriate Priority Resolving Technique

The choice of a priority resolving technique involves a tradeoff between external logic complexity and ease of Multibus access for the different bus masters in the system. The rotating priority resolving technique requires a substantial amount of external logic, but guarantees all the bus masters an equal opportunity to access the system bus. The serial priority resolving technique uses no external logic but has fixed bus master priority levels and can accommodate only a limited number of bus arbiters. The parallel priority resolving technique is in general a compromise between the other two techniques. (For example parallel priority configuration in Figure 8 allows up to eight arbiters to be present on the Multibus, with fixed priority levels, while not requiring a large amount of complex external logic to implement.)

Releasing the Multibus

Following a data transfer cycle on the Multibus, the M82289 Bus Arbiter can either retain control of the system bus or release the bus for use by some other bus master. The M82289 can operate in one of three modes, defining different conditions under which the arbiter relinquishes control of the multi-master system bus. These release modes are described in Table 2.

Table 2, M82289 Release Modes

Release Mode	Conditions Under Which the Bus Arbiter Releases the System Bus (Unless Cycles Are LOCKed)
Mode 1	The Bus Arbiter always releases the bus at the end of each transfer cycle.
Mode 2	The Bus Arbiter retains the bus until: • a higher-priority bus master requests the bus, driving BPRN HIGH.
	a lower-priority bus master requests the bus by pulling CBRQ LOW.
Mode 3	The Bus Arbiter retains the bus until: • a higher-priority bus master requests the bus, driving BPRN HIGH. (CBRQ LOW ignored)

If the arbiter was programmed to operate in the Always Release mode (Mode 1) during the previous reset, it will surrender the Multibus after each complete transfer cycle. If the arbiter is not in the Always Release mode, it will not surrender the bus until the local M80286 processor enters a halt state, the arbiter is forced off of the bus by the loss of BPRN (Mode 2 or 3), or by a common bus request when the CBRQ input is enabled by the CBQLCK input (Mode 2).

CBRQ can save the bus exchange overhead in many cases. If CBRQ is high, it indicates to the bus master that no other master is requesting the bus and therefore the present bus master can retain the bus. Without CBRQ, only BPRN indicates whether or not another master is requesting the bus and, that only if the other master is of higher priority. Between the master's bus transfer cycles, in order to allow lower priority masters to take the bus if they need it. the master must give up the bus. At the start of the master's next transfer cycle, the bus must be regained. If no other master has the bus, this can take approximately two BCLK periods. To avoid this overhead of unnecessarily giving up and regaining the bus when no other masters need it, CBRQ is extremely useful. Any master that wants but does not have the bus, must assert CBRQ (LOW). If CBRQ line is not asserted the bus does not have to be released, thereby eliminating the delay of regaining the bus at the start of the next cycle.

The LOCK input to the arbiter can be used to overide any of the conditions shown in Table 2. While LOCK is asserted, the arbiter will not surrender control of the Multibus to any other requesting arbiter. Note that the arbiter will surrender the Multibus (synchronous to BCLK) either in response to RESET or INIT signals independent of the current release mode or the state of the arbiter inputs.

The three bus release modes have the same operation when supporting either the M80286 processor or some other bus master.

Selecting the Appropriate Release Mode

The choice of which release mode to use may affect the bus utilization of the individual subsystems, and the system as a whole. Mode dependent performance variations are due to the bus acquisition/release overhead. The effect of these acquire and release times on system bus efficiency is illustrated in Figure 11.

An isolated transfer on the multi-master system bus is depicted in Figure 11A. Figure 11B shows utilization for the bus arbiter operating in Mode 1. The arbiter must request and release the system bus for each transfer cycle. Lower priority arbiters have easy access to the system bus, but overall bus efficiency is low. Bus utilization for a bus arbiter operat-



ing in Mode 2 or 3 is shown in Figure 11C. In this situation the arbiter acquires the bus once for a sequence of transfers. The arbiter retains the bus until forced off by another bus master's request as defined in Table 2.

The three release modes of the M82289 allow the designer to optimize the system use of the Multibus.

Configuring the M82289 Release Mode

The M82289 Bus Arbiter can be configured in any of its three bus release modes without additional hardware. The M82289 can also be configured to switch between Mode 2 and Mode 3 under software control




Figure 11. Effects of Bus Contention on Bus Efficiency




Figure 12. M82289 Release Mode Configurations



of the M80266 processor, requiring that a parallel port or addressable latch be used to drive the ALWAYS/CBQLCK INPUT pin of the M82289 (see Figure 12).

Asserting the LOCK Signal

Independent of the particular release mode of the M82289 Bus Arbiter, the M80286 processor can assert a LOCK signal synchronously to CLK to prevent the arbiter from releasing the Multibus. This software-controlled LOCK signal prevents the M82289 from surrendering the system bus to any other bus master, whether that bus master is of higher or lower priority. The LOCK signal is typically used for implementing software semaphores for shared resources or for critical processes that must run in real-time.

The M82289 LLOCK output is the Multibus signal asserted during all bus cycles which are locked together. The LLOCK is set or reset depending on processor LOCK at the end of the Ts cycle. The LLOCK will delay going inactive until the termination of the current transfer cycle.

The M82289 will continue to assert the LLOCK signal, retaining control of the Multibus, until the end of the first 'unLOCKed' M80286 bus cycle (M80286 disables its LOCK output on the last bus cycle indicating that no future locked cycles are needed). While the LOCK signal will force the arbiter presently in control to hold the system bus, it cannot force another arbiter to surrender the bus any earlier than it normally would.


The LLOCK signal from the M82289 must be connected to a tri-state buffer in order to drive the Multibus LOCK signal. This tri-state buffer should be enabled by the AEN signal from the arbiter going active.

M82289 Reset and initialization

The M82269 Bus Arbiter provides the RESET and INIT pins for initialization. RESET is a CLK synchronous signal from the M80286 processor and INIT is an asynchronous signal on the multi-master system bus. By having RESET pin high or INIT pin low, the BREQ, BUSY, and AEN output pins will all be cleared and become inactive. RESET will also clear the LLOCK signal. Unlike RESET, INIT will not clear any pending bus request; the bus request would be asserted after the INIT signal goes inactive.

Note that when the M82289 is initialized by the RE-SET input it does not wait until the end of the current bus cycle to reset. Any bus cycle in process when RESET goes active will be aborted by the arbiter. Although the INIT signal will also interrupt an active bus cycle, the arbiter can request the Multibus and complete the bus cycle when INIT goes inactive.

As mentioned in the Table 1 Pin Description and Figure 12, the functions of the \$\overline{S0}/HOLD pin and the release mode (ALWAYS/CBQLCK pin) are programmed at the falling edge of RESET.



Schematic 1. Typical M80286 Subsystem MULTIBUS® Interface

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature65° to +150°C
Case Temperature Under Bias55°C to +125°C
Voltage on Any Pin With
Respect to GND0.5V to +7V
Power Dissipation1 Watt

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

ELECTRICAL CHARACTERISTICS AND WAVEFORMS

Operating Conditions

Symbol	Description	Min	Max	Units
T _C	Case Temperature (Instant On)	-55	+ 125	ပံ
Vcc	Digital Supply Voltage	4.75	5.25	v

D.C. CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Units	Comments
V _{IL}	Input Low Voltage	-0.5	0.8	٧	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	٧	
V _{ILC}	CLK Input Low Voltage	-0.5	0.6	٧	
V _{IHC}	CLK Input High Voltage	3.8	V _{CC} + 1.0	٧	
V _{OL}	Output Low Voltage: BUSY, CBRQ BPRO, BREQ, AEN LLOCK		0.45 0.45 0.45	V V	$I_{OL} = 32 \text{ mA}$ $I_{OL} = 16 \text{ mA}$ $I_{OL} = 5 \text{ mA}$
VoH	Output High Voltage	2.4		٧	$I_{OH} = -400 \mu\text{A}$
l _{Ll}	Input Leakage Current		±10 ±1	μA mA	$\begin{array}{c} 0.45 V \leq V_{\mbox{\scriptsize IN}} \leq V_{\mbox{\scriptsize CC}} \\ 0 V \leq V_{\mbox{\scriptsize IN}} < 0.45 V \end{array}$
lLO	Output Leakage Current		± 10	μΑ	$0.45V \le V_{OUT} \le V_{CC}$
Icc	Power Supply Current		120	mA	
C _{CLK}	CLK, BCLK Input Capacitance		12	pF	F _C = 1 MHz
CIN	Input Capacitance		10	pF	F _C = 1 MHz
Co	Input/Output Capacitance		20	ρF	F _C = 1 MHz

21



A.C. CHARACTERISTICS (Over Specified Operating Conditions)

AC timings are referenced to 0.8V and 2.0V points of signals as illustrated in data sheet waveforms, unless otherwise noted.

		8 MH	łz	11-11-		Shown
Sym	Parameter	Min	Max	Units	Comments	in Figure
1	CLK Cycle Period	62	t5+ 50	ns		13
2	CLK Low Time	15	230	ns	at 1.0V	13
3	CLK High Time	20	235	ns	at 3.6V	13
4	CLK Rise/Fall Time		10	. ns	1.0 to 3.6V	13
5	BCLK Cycle Time	100	•	ns		13
6	BCLK High/Low Time	30		ns		13
7	S0/HOLD, S1, M/IO Setup	22		ns		13
8	SO/HOLD, S1, M/IO Hold	1		ns		13
9	READY Setup	38		ns		13
10	READY Hold Time	25		ns		13
- 11	LOCK, SYSB/RESB Setup Time	20		ns		13, 18
12	LOCK, SYSB/RESB Hold Time	1		ns		13, 18
13	RESET Setup Time	20		ns		19
14	RESET Hold Time	1		ns	V .	19
15	RESET ACTIVE Pulse Width	16		CLKs		19
16	INIT Setup Time	45		ns	Note 9	20
17	INIT Hold Time	1		ns	Note 9	20
18	INIT Active Pulse Width	3(t1) +3(t14)		ns		20
19	BUSY, BPRN, CBRQ, CBQLCK/ALWAYS Setup to BCLK (or to RESET)	20		ns		13, 15, 21
20	BUSY, BPRN, CBRQ, CBQLCK/ALWAYS Hold to BCLK (or to RESET)	1		ns		13, 15, 21
21	BCLK to BREQ Delay		30	ns	Note 1	13, 14
22	BCLK to BPRO Delay		35	ns	Note 2	17
23	BPRN to BPRO Delay		25	ns	Note 2	17
24	BCLK to BUSY Active Delay		60	ns	Note 3	13
25	BCLK to BUSY Float Delay		35	ns	Note 4	13, 14
26	BCLK to CBRQ Active Delay		55	ns	Note 5	13
27	BCLK to CBRQ Float Delay		35	ns	Note 4	13, 20

A.C. CHARACTERISTICS (Continued)

4	
4 1	,,
_	_
	-


_		8 MHz		Units	Comments	Shown
Sym	Parameter	Min	Max	Units	Note 6 Note 6 Note 7	in Figure
28	BCLK to AEN Active Delay		25	ns	Note 6	13
29	CLK to AEN Inactive Delay	3	25	ns	Note 6	13, 14
30	CLK to LLOCK Delay		20	ns	Note 7	18
31	RESET to LLOCK Delay		35	ns	Note 7	19
32	CLK to BCLK Setup Time	38		ns	Note 8	13, 16, 20

NOTES:


- 1. BREQ load: CL = 60 pF.
- 2. \overline{BPRO} load: $C_L = 60 pF$.
- 3. \overline{BUSY} load: $C_L = 300 \text{ pF}$.
- 4. Float condition occurs when output current is less that ILO in magnitude.

- 5. CBRQ load: C_L = 300 pF. 6. AEN load: C_L = 150 pF. 7. LLOCK load: C_L = 60 pF.
- 8. In actual use, CLK and BCLK are usually asynchronous to each other. However, for component testing purposes, this
- specifictaion is required to assure signal recognition at specific CLK and BCLK edges.

 9. INIT is asynchronous to CLK and to BCLK. However for component testing purposes, this specification is required to assure signal recognition at specific CLK and BCLK edges.




Note 10: AC Drive and Measurement Points—CLK Input (BCLK Input)



Note 11: AC Setup, Hold and Delay Time Measurement—General





Note 12: AC Test Loading on Outputs

Waveforms

The waveforms (Figures 13-21) show the timing relationship of the inputs and the outputs and do not show all possible transitions of all signals in all modes. Instead, all signal timing relationships are shown via the general cases. Special cases are shown when needed.

To find the timing specification for a signal transition in a particular mode, first look for a special case in the waveforms. If no special case applies, then use a timing specification for the same or related function in another mode.

The M82289 Bus Arbiter serves as an interface between the M80286 subsystem which operates synchronous to the CLK signal and MULTIBUS which operates synchronous to BCLK signal. CLK and BCLK generally operate asynchronously to each other and at different frequencies. Thus, the exact clock period in which an input synchronous to one clock will cause a response synchronous to the other clock depends on the relative phase and frequency of CLK and BCLK at the time the input is sensed.

One strict relation between CLK and BCLK must be maintained for proper MULTIBUS arbitration. If the CLK period is too long relative to BCLK period (t1 greater than t5 + 50 ns), another arbiter could gain control of the system bus before this arbiter has released ĀEN synchronous to its CLK. This situation arises since the release of ĀEN is synchronous to the next falling CLK edge after the processor cycle ends but the release of BREQ and BUSY is synchronous to the next falling BCLK edge after the processor cycle ends. In practice, any CLK frequency greater than 6.66 MHz (i.e., M80286 processor speeds greater than 3.33 MHz) will avoid conflict with a 10 MHz BCLK. Therefore all M80286 speed selections are MULTIBUS compatible.






Figure 13. MULTIBUS® Acquisition and Always-Release Operation




Figure 14. MULTIBUS® Release due to BPRN Inactive






Figure 15. MULTIBUS® Release due to CBRQ Active




Figure 16. MULTIBUS® Acquisition During M80286 INTA Cycles




Figure 17. BPRN to BPRO Timing Relationship






Figure 18. M80286 LOCK and M82289 LLOCK Relationship




Figure 19. RESET Active Pulse




Figure 20. INIT Active Pulse




Figure 21. Programming the Always-Release/Common-Bus-Request-Release Option