

MITSUBISHI HIGH SPEED CMOS M74HC147P/FP/DP

10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

DESCRIPTION

The M74HC147 is a semiconductor integrated circuit consisting of a 10-line decimal to 4-line BCD encoder with priority.

FEATURES

- Priority for data input
- High-speed: 16ns typ. ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$)
- Low power dissipation: $20\mu\text{W}/\text{package}$, max ($V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, quiescent state)
- High noise margin: 30% of V_{CC} , min ($V_{CC}=4.5\text{V}$, 6V)
- Capable of driving 10 74LS TTL loads
- Wide operating voltage range: $V_{CC}=2\sim 6\text{V}$
- Wide operating temperature range: $T_a=-40\sim +85^\circ\text{C}$

APPLICATION


General purpose, for use in industrial and consumer digital equipment.

FUNCTIONAL DESCRIPTION

Use of silicon gate technology allows the M74HC147 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS147.

When an input is applied to one of the nine input lines $\overline{D1}$ through $\overline{D9}$, the corresponding inverted BCD code is output


PIN CONFIGURATION (TOP VIEW)



at $\overline{A0}$ through $\overline{A3}$. When more than one input is applied simultaneously, the signal at the highest order input pin is given priority.

$\overline{D0}$ does not exist as an input, and when all inputs are high, all outputs will become high, allowing zero to be obtained. The device is ideal for Keyboard encoders or range selectors.

LOGIC DIAGRAM



MITSUBISHI HIGH SPEED CMOS
M74HC147P/FP/DP

10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

FUNCTION TABLE (Note 1)

Inputs									Outputs			
D1	D2	D3	D4	D5	D6	D7	D8	D9	A3	A2	A1	A0
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	X	L	H	H	H	H	L	L	H
X	X	X	X	L	H	H	H	H	H	L	H	L
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

Note 1 : X : Irrelevant

ABSOLUTE MAXIMUM RATINGS ($T_a = -40 \sim +85^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7.0$	V
V_i	Input voltage		$-0.5 \sim V_{CC} + 0.5$	V
V_o	Output voltage		$-0.5 \sim V_{CC} + 0.5$	V
I_{iK}	Input protection diode current	$V_i < 0V$	-20	mA
		$V_i > V_{CC}$	20	
I_{oK}	Output parasitic diode current	$V_o < 0V$	-20	mA
		$V_o > V_{CC}$	20	
I_o	Output current per, output pin		± 25	mA
I_{CC}	Supply/GND current	V_{CC}, GND	± 50	mA
P_d	Power dissipation	(Note 2)	500	mW
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

Note 2 : M74HC147FP, $T_a = -40 \sim +70^\circ\text{C}$ and $T_a = 70 \sim 85^\circ\text{C}$ are derated at $-6\text{mW}/^\circ\text{C}$.
M74HC147DP, $T_a = -40 \sim +50^\circ\text{C}$ and $T_a = 50 \sim 85^\circ\text{C}$ are derated at $-5\text{mW}/^\circ\text{C}$.

RECOMMENDED OPERATING CONDITIONS ($T_a = -40 \sim +85^\circ\text{C}$)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	2		6	V
V_i	Input voltage	0		V_{CC}	V
V_o	Output voltage	0		V_{CC}	V
T_{opr}	Operating temperature range	-40		+85	$^\circ\text{C}$
t_r, t_f	Input risetime, falltime	$V_{CC} = 2.0V$	0	1000	ns
		$V_{CC} = 4.5V$	0	500	
		$V_{CC} = 6.0V$	0	400	

10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits					Unit	
			V _{CC} (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
V _{IH}	High-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0	1.5			1.5		V
			4.5	3.15			3.15		
			6.0	4.2			4.2		
V _{IL}	Low-level input voltage	V _O = 0.1V, V _{CC} = 0.1V I _O = 20μA	2.0			0.5		0.5	V
			4.5			1.35		1.35	
			6.0			1.8		1.8	
V _{O_H}	High-level output voltage	V _I = V _{IH} , V _{IL}	I _{OH} = -20μA	2.0	1.9			1.9	V
			I _{OH} = -20μA	4.5	4.4			4.4	
			I _{OH} = -20μA	6.0	5.9			5.9	
			I _{OH} = -4.0mA	4.5	4.18			4.13	
			I _{OH} = -5.2mA	6.0	5.68			5.63	
V _{O_L}	Low-level output voltage	V _I = V _{IH} , V _{IL}	I _{OL} = 20μA	2.0			0.1	0.1	V
			I _{OL} = 20μA	4.5			0.1	0.1	
			I _{OL} = 20μA	6.0			0.1	0.1	
			I _{OL} = 4.0mA	4.5			0.26	0.33	
			I _{OL} = 5.2mA	6.0			0.26	0.33	
I _{IH}	High-level input current	V _I = 6V	6.0			0.1	1.0	μA	
I _{IL}	Low-level input current	V _I = 0V	6.0			-0.1	-1.0	μA	
I _{CC}	Quiescent supply current	V _I = V _{CC} , GND, I _O = 0μA	6.0			4.0	40.0	μA	

SWITCHING CHARACTERISTICS (V_{CC} = 5V, T_a = 25°C)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{TLH}	Low-level to high-level and high-level to low-level	C _L = 15pF (Note 4)			10	ns
t _{FHL}	output transition time				10	
t _{PLH}	Low-level to high-level and high-level to low-level				26	
t _{PHL}	output propagation time (D1~D9 - A0~A3)				26	


SWITCHING CHARACTERISTICS (V_{CC} = 2~6V, T_a = -40~+85°C)

Symbol	Parameter	Test conditions	Limits					Unit	
			V _{CC} (V)	25°C			-40~+85°C		
				Min	Typ	Max	Min		Max
t _{TLH}	Low-level to high-level and high-level to low-level	C _L = 50pF (Note 4)	2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
t _{FHL}	output transition time	C _L = 50pF (Note 4)	2.0			75	95	ns	
			4.5			15	19		
			6.0			13	16		
t _{PLH}	Low-level to high-level and high-level to low-level	C _L = 50pF (Note 4)	2.0			150	190	ns	
			4.5			30	38		
			6.0			26	33		
t _{PHL}	output propagation time (D - A)	C _L = 50pF (Note 4)	2.0			150	190	ns	
			4.5			30	38		
			6.0			26	33		
C _I	Input capacitance				10	10	pF		
C _{PD}	Power dissipation capacitance (Note 3)						pF		

Note 3 : C_{PD} is the internal capacitance of the IC calculated from operation supply current under no-load conditions.
The power dissipated during operation under no-load conditions is calculated using the following formula:
P_D = C_{PD} · V_{CC}² · f_I + I_{CC} · V_{CC}


10-LINE DECIMAL TO 4-LINE BCD PRIORITY ENCODER

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%): $t_r = 6\text{ns}$, $t_f = 6\text{ns}$
- (2) The capacitance C_L includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52



MITSUBISHI ELECTRIC CO. TOKYO, JAPAN



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20



TYPE 14P2N 14PIN MOLDED PLASTIC SOP



Dimension in mm



TYPE 16P2N 16PIN MOLDED PLASTIC SOP



Dimension in mm





6249827 MITSUBISHI (DGTL LOGIC)


91D 12853 D T90-20



MITSUBISHI HIGH SPEED CMOS
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Mitsubishi Electric Corporation