

# E0C5250

## CAS + FSK IC

- ITU V.23 & Bell 202 FSK Receiver
- Bellcore "CPE Alerting Signal" Detection
- BT "Idle Tone Alert Signal" Detection
- Low Voltage Operation

#### **■ DESCRIPTION**

The CAS + FSK IC Calling Number Identification Receiver IC with Calling Waiting is a CMOS integrated circuit, which provides an interface to various calling information delivery services such as Calling Number Delivery (CND), Calling Name Delivery (CNAM) and Calling Identity on Call Waiting (CIDCW) compatible with the Bellcore GR-30-CORE, British Telecom Calling Line Identification Service (CLIP), the Cable Communications Association's Caller Display Services (CDS). The device also contains a power down circuit, a ring detect circuit, a carrier detect circuit, a synchronous receive data and clock output, 8051 like host interface for easier system implementation.


#### **■ FEATURES**

- Compatible with Bellcore GR-30-CORE, & SR-TSV-002476, BT SIN227 & SIN242
- Bellcore "CPE Alerting Signal (CAS)" and BT "Idle Tone Alert Signal" detection with programmable filter bandwidth
- ITU V.23 and Bell 202 FSK receiver
- Programmable CD level for each tone
- Ring detect or line reversal detection
- Carrier and ring detection output
- Users 3.579545 MHz crystal or external clock source
- Serial receive data output with clock
- Small pin count and low power consumption
- Power down mode
- Low voltage operation

#### **■** APPLICATIONS

- Calling Number Delivery Service with Call Waiting
- Adjunct Boxes
- Telephone Answering Machines
- Feature Phones
- Fax Machines
- Computer Interface Products

### **■ BLOCK DIAGRAM**



### **■ PIN DESCRIPTION**

Note: The signal and pin names prefixed by # are those of active-low signals and pins.

Pin name	Pin No.	Туре	Power-down state	Description
INP	1	Input Analog	Off	Positive input: Non-inverted amp input Connect this pin to the RING side of the twisted-pair telephone line through an input-gain setting resistor and DC-decoupling capacitor. In power-down mode, this pin is disconnected from the internal circuit.
INN	2	Input Analog	Off	Negative input: Inverted amp input Connect this pin to the TIP side of the twisted-pair telephone line through an input-gain setting resistor and DC-decoupling capacitor. In power-down mode, this pin is disconnected from the internal circuit.
FB	3	Output Analog	High-Z	Amp output  Connect a feedback resistor to set the gain between this pin and the INN pin. In power-down mode, this pin goes to a high-impedance state.
VREF	4	Output Analog	V <sub>DD</sub> level	Reference voltage output This pin outputs a voltage that is 1/2 of VDD. Connect this pin to Vss via a 0.1-μF capacitor. In power-down mode, this pin outputs a voltage equal to VDD.
RDIN	5	Schmitt trigger input	Active	Ring detection input  For ring detection, attenuate the ring signal before inputting it to this pin. This input circuit remains active even in power-down mode.
#RDRC	6	Open-drain output Schmitt trigger input	Active	Ring detection RC pin Connect an RC network to this pin and set the delay time for ring signal detection. This output circuit remains active even in power-down mode.
#RDET	7	Output	Active	Ring detection output This pin outputs the #RDRC signal after it is passed through a Schmitt trigger buffer. Upon detection of the ring signal, this pin changes to Low level.
PDWN	8	Input	Active	Power-down input This pin must be held at Low level during normal operation. When the pin is set to High level, the E0C5250 is placed in power-down mode. During power-down mode, each pin on the E0C5250 is placed in the state shown in this table.

Pin name	Din No	Type	Power-down	Description
		Туре	state	·
#RESET	9	Input	Active	Reset input All of the internal registers are reset to the default state when the pin is set to Low level. Before any data can be written to the internal registers, this pin must be set to High level.
IMODE	11	Input	Active	Mode selection input: Selects CAS mode or FSK/CPM mode CAS mode is selected by setting this input to High level, so that CAS detection is enabled while FSK function/CPM detection is disabled. Also, in this state, data can be written from the host device to the internal registers using the SDI and #SCLK pins. Note that before writing data to the internal registers, the serial interface must be synchronized to the data write sequence by temporarily setting this pin to Low level. FSK/CPM mode is selected by setting this input to Low level, in which case CAS detection is disabled and FSK function/CPM detection is enabled. In this state, the host device can read out receive data from the SDO pin.
Vss	12	Power supply (-)		Negative power-supply pin Connect this pin to the ground line of the system.
OSC3	13	Input	Off	Crystal oscillator input/external clock input Connect a crystal resonator between this pin and the OSC4 pin and an appropriate capacitance between this pin and the Vss pin. This pin can also be used for external clock input. In power-down mode, this pin is disconnected from the internal circuit.
OSC4	14	Output	High level	Crystal oscillator output  Connect a crystal resonator between this pin and the OSC3 pin and an appropriate capacitance between this pin and the Vss pin. When connecting external clock input to the OSC3 pin, leave this pin open. During power-down mode, this pin changes to High level.
#PQUAL	16	Output	High level	Prequalify output The prequalify status of the CAS tone can be monitored from this pin in CAS mode. This pin returns to High level when the CAS tone is not detected.
#DET	17	Output	Active	Detection output  During power-down mode, this pin changes to Low level when a ring signal is input or pulled to Low level by the Line Reversal signal. During normal operation in FSK mode, this pin goes to Low level when an FSK signal is input. During normal operation in CPM mode, this pin outputs the input signal in pulse form at the amplitude level of VDD and VSS. By measuring the frequency of the pulse from the host side, the CPM (dial) tone can be identified. During normal operation in CAS mode, this pin goes to Low level when a CAS tone signal is input.
#IRQ	18	Open-drain output	Active	Interrupt request output In power-down mode, this pin changes to Low level when a ring signal is input or pulled to Low level by the Line Reversal signal. During normal operation in FSK mode, this pin changes to Low level when receive data is latched into the internal register and is ready to be read by the host. Then, when the host reads the first bit of the receive data, this pin returns to High level. During normal operation in CPM mode, this pin changes to Low level when a signal with a frequency of 200 Hz or above, such as the dial tone, is input. During normal operation in CAS mode, this pin changes to Low level when the CAS tone is detected. This pin is held at Low level while the CAS tone is being input.
#SCLK	19	Input	Active	Serial clock input  When the host writes to the internal register or reads receive data, a clock signal is fed from the host into this pin. The receive data read out by the host is sequentially shifted at falling edges of the clock signal fed to this pin.
SDI	20	Input	Active	Serial data input  When the host writes to the internal register, the write data is input from this pin.
SDO	21	Output	High level	Serial data output This pin outputs the receive data read out by the host. When asynchronous mode is selected, data in asynchronous mode is output. When synchronous mode is selected, data is output synchronously with the clock signal fed to the #SCLK pin by the host. In power-down, CPM, or CAS mode, this pin is held at High level.
BPOUT	22	Input Analog	VREF	Capacitor connecting pin Connect a 0.1-μF capacitor between this pin and the CDIN pin.
CDIN	23	Output Analog	High-Z	Capacitor connecting pin Connect a 0.1-μF capacitor between this pin and the BPOUT pin.
V <sub>DD</sub> N.C.	24 10,15	Power supply Open		Positive power supply Unconnected

## **■ ELECTRICAL CHARACTERISTICS**

### Absolute Maximum Ratings

Parameter	Symbol	Rated value	Unit
Power supply voltage	Vdd	-0.5 to 7	V
Input voltage	Vı	-0.3 to VDD+0.3	V
Total output current	ΣIVDD	±10	mA
Power dissipation	PD	250	mW
Storage temperature	Tstg	-65 to 150	°C
Solder temperature	TsoL	255	°C
Soldering time	tsol	10	Sec
Operating temperature	Topr	-20 to 70	°C
Electrostatic withstand voltage	VE	EIAJ test (C=200pF): 150V or more	V
		MIL test (C=100pF, R=1.5k $\Omega$ ): 1200V or more	

The voltages are referenced to the Vss pin as the ground level.

## Recommended Operating Conditions

Parameter	Symbol	Condition	Unit
Power supply voltage	Vdd	2.7 to 5.5	٧
Crystal/clock frequency	fclk	3.579545	MHz
Crystal/clock frequency error	ferr	±0.01	%

The voltages are referenced to the Vss pin as the ground level.

### DC Characteristics

(Unless otherwise noted: VDD=2.7V to 5.5V, Vss=0V, fcLK=3.579545MHz, Ta=-20 to 70°C)

Parameter	Symbol		Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	VIH1	OSC3,MODE, #SCLK, SDI,		0.8Vpd		Vdd	V
			PDWN, #RESET,				
High level input voltage (2)	VIH2		RDIN, #RDRC	0.7Vdd		VDD	٧
Low level input voltage (1)	VIL1		OSC3, MODE, #SCLK, SDI,	0		0.2VDD	V
			PDWN, #RESET				
Low level input voltage (2)	VIL2		RDIN, #RDRC	0		0.3VDD	٧
High level input current	lін	VIH=VDD	RDIN, OSC3, MODE, #SCLK, SDI,	0		0.5	μΑ
			PDWN,#RESET, #IRQ				
			#RDRC (RDIN = Low)				
Low level input current	lıL	VIL=Vss	RDIN, OSC3, MODE, #SCLK, SDI,	-0.5		0	μΑ
			PDWN, #RESET, #RDRC, #IRQ				
High level output current	Іон	Voh=0.9Vdd	SDO, #DET, #RDET, #PQUAL			-1.5	mΑ
Low level output current	lol	Vol=0.1Vdd	SDO, #DET, #RDET, #PQUAL,	2.5			mA
			#IRQ, #RDRC				
VREF output voltage	VREF				VDD/2		V
Input impedance	RIN		INP, INN	10			МΩ
	RCDIN		CDIN	140	200	260	kΩ

## Current Consumption

(Unless otherwise noted: VDD=2.7V to 5.5V, Vss=0V, fclk=3.579545MHz, Ta=-20 to  $70^{\circ}$ C)

Parameter	Symbol	Condition			Тур.	Max.	Unit
Current consumption	ЮР	During power-down (PDWN = High)				1.0	μΑ
		When operating (no signal input)	VDD=5V		3.0		mA
			VDD=3V		1.8		mA

#### Crystal Oscillation Characteristics

(Unless otherwise noted: VDD=2.7V to 5.5V, Vss=0V, Cg=CD=18pF, Ta=25°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	<b>t</b> sta	3.579545MHz oscillator			20	msec

#### FSK Demodulation Circuit Characteristics

#### **FSK AC characteristics**

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fclk=3.579545MHz, Ta=-20 to 70°C)

		(Offiess offierwise noted: VDD=3.0/3.0V, VSS=0V, ICLK=	3.31 934	אוווווע, וכ	a=-20 10	100
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Transfer rate	TRATE		1188	1200	1212	Baud
Bell 202 mark (logic 1) frequency	fB1		1188	1200	1212	Hz
Bell 202 space (logic 0) frequency	fB0		2178	2200	2222	Hz
ITU-T V.23 mark (logic 1) frequency	f∨1		1280	1300	1320	Hz
ITU-T V.23 space (logic 0) frequency	fv2		2068	2100	2132	Hz
SN ratio	SNR		20	_	_	dB
Carrier-detect ON sensitivity *1	CDonfsk	VDD=5V	-44.9	-42.9	-40.9	dBm
(input level at TPI/RING)		Input amp gain (GAMP)=-5dB	-47.1	-45.1	-43.1	dBV
		VDD=3V	-44.9	-42.9	-40.9	dBm
		Input amp gain (GAMP)=-9.4dB	-47.1	-45.1	-43.1	dBV
Carrier-detect OFFsensitivity *1	CDofffsk	VDD=5V	-46.9	-44.9	-42.9	dBm
		Input amp gain (GAMP)=-5dB	-49.1	-47.1	-45.1	dBV
		VDD=3V	-46.9	-44.9	-42.9	dBm
		Input amp gain (GAMP)=-9.4dB	-49.1	-47.1	-45.1	dBV


<sup>\*1:</sup> When the gain in the input amp is set to GAMP (dB), the CDONFSK and CDOFFFSK values (Typ.) can be calculated from the equation below.

$$\begin{aligned} &\text{CDonfsk}\left[dBm\right] = -\text{Gamp - 47.9 + 20log}(\frac{\text{Vdd}}{5})\left[dBm\right], & \text{CDonfsk}\left[dBV\right] = -\text{Gamp - 50.1 + 20log}(\frac{\text{Vdd}}{5})\left[dBV\right] \\ &\text{CDofffsk}\left[dBm\right] = -\text{Gamp - 49.9 + 20log}(\frac{\text{Vdd}}{5})\left[dBm\right], & \text{CDofffsk}\left[dBV\right] = -\text{Gamp - 52.1 + 20log}(\frac{\text{Vdd}}{5})\left[dBV\right] \end{aligned}$$

### FSK switching characteristics

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fcLK=3.579545MHz, Ta=-20 to 70°C, CL=50pF)

	(011100)	5 04101 11100 1101004: 122-0:070:01, 100-01, 102-10-0:0700 1011	<u>-</u> , .α-	, ,	, O <sub>L</sub> -	00pi )
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
PDWN fall → FSK	tsupd				20	msec
Carrier detect start time	tcdon		5	10	15	msec
Data end → #DET rise	tcdoff		5	10	15	msec
PDWN rise → Oscillation start	<b>t</b> DOCH	VDD=5V		7	12	msec
		VDD=3V		10	15	msec



## Dual-Tone (CAS) Detection Circuit Characteristics CAS AC characteristics

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fcLK=3.579545MHz, Ta=-20 to 70°C)

D	0	(Officess office wise floted: VDD=5.0/5.0 V, VSS=0 V, ICEK-	_		_	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Carrier-detect sensitivity *1	CDONTONE	VDD=5V, Bellcore mode	-39.8	-35.8	-35.1	dBm
(input level at TPI/RING)		Input amp gain (GAMP)=-5dB				
		Tone filter gain=-4dB				
		VDD=5V, BT mode *2	-48.0	-44.0	-40.0	dBV
		Input amp gain (GAMP)=-5dB				
		Tone filter gain=-4dB				
		VDD=3V, BT mode *2	-39.8	-35.8	-35.1	dBm
		Input amp gain (GAMP)=-9.4dB				
		Tone filter gain=-4dB				
		VDD=3V, BT mode *2	-48.0	-44.0	-40.0	dBV
		Input amp gain (GAMP)=-9.4dB				
		Tone filter gain=-4dB				
Low tone frequency	fLTONE	Bellcore (±0.5%)	2119.35	2130	2140.65	Hz
		BT line disconnected	2110	2130	2150	Hz
		BT line connected (±0.6%)	2117.22	2130	2142.78	Hz
High tone frequency	fhtone	Bellcore (±0.5%)	2736.25	2750	2763.75	Hz
-		BT line disconnected	2720	2750	2780	Hz
		BT line connected (±0.6%)	2733.50	2750	2766.50	Hz

<sup>\*1:</sup> When the gain in the input amp is set to GAMP (dB), the CDONTONE value (Typ.) can be calculated from the equation below. (When the internal tone filter gain = -4 dB)


$$\text{CDontone [dBm]} = \text{-Gamp - 40.8 + 20log}(\frac{\text{VDD}}{5}) \text{ [dBm]}, \quad \text{CDontone [dBV]} = \text{-Gamp - 49 + 20log}(\frac{\text{VDD}}{5}) \text{ [dBV]}$$

#### **CAS** switching characteristics

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fclk=3.579545MHz, Ta=-20 to  $70^{\circ}C$ , CL=50pF)

Parameter	Symbol	Min.	Тур.	Max.	Unit
CAS detect capture time	<b>t</b> casaq		2.8×(N+2)+16.9		msec
CAS end → #DET rise	<b>t</b> casdh		2.8×(31-N)+13.1		msec
CAS width	tcasw	75	80	85	msec

 $N = TH0 \times 16 + TL3 \times 8 + TL2 \times 4 + TL1 \times 2 + TL0$ 



## Call Progress Mode (CPM) Detection Circuit Characteristics CPM AC characteristics

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fcL $\kappa$ =3.579545MHz, Ta=-20 to 70°C)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Carrier-detect ON sensitivity *1	СОООСРМ	VDD=5V	-44.9	-42.9	-40.9	dBm
(input level at TPI/RING)		Input amp gain (GAMP)=-5dB	-47.1	-45.1	-43.1	dBV
		VDD=3V	-44.9	-42.9	-40.9	dBm
		Input amp gain (GAMP)=-9.4dB	-47.1	-45.1	-43.1	dBV
Carrier-detect OFF sensitivity *1	СООГЕСРМ	VDD=5V	-46.9	-44.9	-42.9	dBm
		Input amp gain (GAMP)=-5dB	-49.1	-47.1	-45.1	dBV
		VDD=3V	-46.9	-44.9	-42.9	dBm
		Input amp gain (GAMP)=-9.4dB	-49.1	-47.1	-45.1	dBV

<sup>\*1:</sup> When the gain in the input amp is set to GAMP (dB), the CDONCPM and CDOFFCPM values (Typ.) can be calculated from the equation below.


$$\begin{aligned} &\text{CDoncpm}\left[dBm\right] = \text{-}Gam\text{P} - 47.9 + 20log(\frac{V\text{DD}}{5})\left[dBm\right], & \text{CDoncpm}\left[dBV\right] = \text{-}Gam\text{P} - 50.1 + 20log(\frac{V\text{DD}}{5})\left[dBV\right] \\ &\text{CDoffcpm}\left[dBm\right] = \text{-}Gam\text{P} - 49.9 + 20log(\frac{V\text{DD}}{5})\left[dBm\right], & \text{CDoffcpm}\left[dBV\right] = \text{-}Gam\text{P} - 52.1 + 20log(\frac{V\text{DD}}{5})\left[dBV\right] \end{aligned}$$

<sup>\*2:</sup> BT mode is selected by setting the mode register (address = 0h) bit 2 to 1. By this setting, the gain in each dual-tone filter is raised +6 dB for adjustment to the British Telecom CD level.

### **CPM** switching characteristics

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fCLK=3.579545MHz, Ta=-20 to  $70^{\circ}C$ )

Parameter	Symbol	Min.	Тур.	Max. U	Init
CPM tone-detect capture time	<b>t</b> CPMAQ		25	ms	sec
CPM tone end $\rightarrow$ #IRQ rise	<b>t</b> CPMIH		30	ms	sec




## Serial Interface Circuit Characteristics

#### **Serial interface AC characteristics**

(Unless otherwise noted: VDD=5.0/3.0V, Vss=0V, fcLK=3.579545MHz, Ta=-20 to 70°C, CL=50pF)


Parameter	Symbol	Min.	Тур.	Max.	Unit
#SCLK frequency	fsclk			1	MHz
#SCLK pulse width	twsclk	400			nsec
SDI setup time	tssdi	250			nsec
SDI hold time	<b>t</b> HSDI	500			nsec
SDO delay time	tospo			250	nsec
MODE High setup time	tsмн	1			μsec
MODE High hold time	tнмн	1			μsec
MODE Low setup time	<b>t</b> smL	1			μsec
MODE Low hold time	tнмL	1			μsec
MODE Low pulse width	<b>t</b> MDW	1			μsec



#### FSK demodulated data read mode


The FSK signal fed to the INP and INN pins is demodulated into 8-bit asynchronous (start-stop) data. The demodulated data is then sampled by the internal 8-bit shift register. When the data has been stored in the shift register, the #IRQ pin changes to Low level, indicating that the data can be read by the host CPU.

If the MODE pin is set to Low level and synchronous mode has been selected (MDR[0] = 1), the host CPU reads out the 8-bit data synchronously with the clock signal fed from the host CPU to the #SCLK pin. Figure 5.9.3 shows the timing at which this data is read. Each bit of the 8-bit data is output from the SDO pin synchronously with falling edges of the #SCLK clock signal, beginning with bit 0. The host CPU latches each bit into the internal logic at rising edges of the #SCLK clock signal. If the MODE pin is set to Low level and asynchronous mode has been set (MDR[0] = 0), the data is output from the SDO pin at a transfer rate of 1,200 baud. The clock signal from the host CPU is unnecessary. The host CPU latches the data synchronously with the start bit.




#### CAS detection circuit control-register write mode


The host CPU can write 4-bit data to the internal registers through the SDI pin in order to set each control bit. The host CPU must temporarily pull the MODE pin to Low level to initialize the write control circuit before it can write data. Then, after releasing the MODE pin back to High level, the host CPU must be held at High level while writing data to the internal register. The data input to the SDI pin is sampled at rising edges of the clock signal fed from the host CPU to the #SCLK pin. The first four bits of data sent from the host CPU are the address A[3:0] of the internal register to be accessed. The subsequent four bits are the data bits D[3:0] to be written to the specified register. The data is input beginning with the LSB.




## E0C5250 Timing Chart Bellcore on-hook data transfer




#### Bellcore off-hook data transfer




#### BT Idle State CLI service



#### **BT Loop State CLI service**




## External Wiring Diagram (Example) Example of Bellcore-compatible telephone circuit




Note: The above circuit diagram is merely an example, and does not guarantee the operation of the circuit.

#### **Example of Bellcore-compatible auxiliary circuit**




Note: The above circuit diagram is merely an example, and does not guarantee the operation of the circuit.

### **■ PACKAGE DIMENSIONS**



## **■ PAD LAYOUT**

## Diagram of Pad Layout



#### Pad Coordinates

(Unit: µm)

Pad No.	Pad name	X coordinate	Y coordinate	Pad No.	Pad name	X coordinate	Y coordinate
1	CDIN	650	946	12	#RESET	-872	-607
2	BPOUT	330	946	13	MODE	-666	-946
3	Vdd	80	946	14	Vss	-234	-946
4	INP	-162	946	15	OSC3	-60	-946
5	INN	-410	946	16	OSC4	637	-946
6	FB	-657	946	17	#PQUAL	872	-734
7	VREF	-872	778	18	#DET	872	-433
8	RDIN	-872	548	19	#IRQ	872	-99
9	#RDRC	-872	317	20	#SCLK	872	190
10	#RDET	-872	-17	21	SDI	872	479
11	PDWN	-872	-318	22	SDO	872	778

#### NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

#### **SEIKO EPSON CORPORATION**

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe & U.S.A.) 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: 042-587-5812 FAX: 042-587-5564 **ED International Marketing Department II (Asia)** 

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: 042-587-5814 FAX: 042-587-5110 ■ EPSON Electronic Devices Website



