

# IM6653/IM6654

## 4096-Bit CMOS UV EPROM



IM6653/IM6654

### GENERAL DESCRIPTION

The Intersil IM6653 and IM6654 are fully decoded 4096 bit CMOS electrically programmable ROMs (EPROMs) fabricated with Intersil's advanced CMOS processing technology. In all static states these devices exhibit the micro-watt power dissipation typical of CMOS. Inputs and three-state outputs are TTL compatible and allow for direct interface with common system bus structures. On-chip address registers and chip select functions simplify system interfacing requirements.

The IM6653 and IM6654 are specifically designed for program development applications where rapid turn-around for program changes is required. The devices may be erased by exposing their transparent lids to ultra-violet light, and then re-programmed.


### FEATURES

- **Organization** — IM6653: 1024 x 4  
IM6654: 512 x 8
- **Low Power** — 770 $\mu$ W Maximum Standby
- **High Speed**  
– 300ns 10V Access Time For IM6653/54 AI  
– 450ns 5V Access Time For IM6653/54–1I
- **Single +5V Supply Operation**
- **UV Erasable**
- **Synchronous Operation For Low Power Dissipation**
- **Three-State Outputs and Chip Select for Easy System Expansion**

### ORDERING INFORMATION

| PART NUMBER   | TEMPERATURE RANGE | PACKAGE       |
|---------------|-------------------|---------------|
| IM6653/4IJG   | -40°C to +85°C    | 24-Pin Cerdip |
| IM6653/4-1IJG | -40°C to +85°C    | 24-Pin Cerdip |
| IM6653/4AIJG  | -40°C to +85°C    | 24-Pin Cerdip |
| IM6653/4MJG*  | -55°C to +125°C   | 24-Pin Cerdip |
| IM6653/4AMJG* | -55°C to +125°C   | 24-Pin Cerdip |

\* Add /HR for HiRel processing



# IM6653/IM6654



## ABSOLUTE MAXIMUM RATINGS (IM6653/54 I, -1I, M)

Supply Voltages  
 $V_{DD} - V_{SS}$  ..... +8.0V  
 $V_{CC} - V_{SS}$  ..... +8.0V  
 Input or Output Voltage .... ( $V_{SS} - 0.3V$ ) to ( $V_{DD} + 0.3V$ )

Operating Range Range ( $T_A$ )  
 Industrial ..... -40°C to +85°C  
 Military ..... -55°C to +125°C  
 Storage Temperature Range ..... -65°C to +150°C  
 Lead Temperature (Soldering, 10sec) ..... 300°C

**NOTE:** Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = V_{DD} = 5V \pm 10\%$   $V_{SS} = 0V$ ,  $T_A$  = Operating Temperature Range)

| SYMBOL     | PARAMETER                    | TEST CONDITIONS               | IM6653/54I, -1I, M |      | UNIT    |
|------------|------------------------------|-------------------------------|--------------------|------|---------|
|            |                              |                               | MIN                | MAX  |         |
| $V_{IH}$   | Logical "1" Input Voltage    | $\bar{E}_1, \bar{S}$          | $V_{DD} - 2.0$     |      | V       |
| $V_{IH}$   |                              | Address Pins                  | 2.7                |      |         |
| $V_{IL}$   | Logical "0" Input Voltage    |                               |                    | 0.8  |         |
| $I_I$      | Input Leakage                | $GND \leq V_{IN} \leq V_{DD}$ | -1.0               | 1.0  | $\mu A$ |
| $V_{OH}$   | Logical "1" Output Voltage   | $I_{OH} = -0.2mA$             | 2.4                |      | V       |
| $V_{OL}$   | Logical "0" Output Voltage   | $I_{OL} = 2.0mA$              |                    | 0.45 |         |
| $I_{OLK}$  | Output Leakage               | $GND \leq V_O \leq V_{CC}$    | -1.0               | 1.0  | $\mu A$ |
| $I_{STBY}$ | Standby Supply Current       | $V_{IN} = V_{DD}$             |                    | 100  |         |
| $I_{CC}$   |                              | $V_{IN} = V_{DD}$             |                    | 40   |         |
| $I_{DD}$   | Operating Supply Current (1) | $f = 1MHz$                    |                    | 6    | $mA$    |
| $C_I$      | Input Capacitance            | Note 1                        |                    | 7.0  | $pF$    |
| $C_O$      | Output Capacitance           | Note 1                        |                    | 10.0 |         |

**Note:** 1. For design reference only, not 100% tested.

## AC ELECTRICAL CHARACTERISTICS

( $V_{CC} = V_{DD} = 5V \pm 10\%$   $V_{SS} = 0V$ ,  $C_L = 50pf$ ,  $T_A$  = Operating Temperature Range)

| SYMBOL      | PARAMETER                          | IM6653/54-1I |     | IM6653/54 I |     | IIM6653/54 M |     | UNIT |
|-------------|------------------------------------|--------------|-----|-------------|-----|--------------|-----|------|
|             |                                    | MIN          | MAX | MIN         | MAX | MIN          | MAX |      |
| $TE_1LQV$   | Access Time From $\bar{E}_1$       |              | 450 |             | 550 |              | 600 | ns   |
| $TSLQV$     | Output Enable Time                 |              | 110 |             | 140 |              | 150 |      |
| $TE_1HOZ$   | Output Disable Time                |              | 110 |             | 140 |              | 150 |      |
| $TE_1HE_1L$ | $\bar{E}_1$ Pulse Width (Positive) | 130          |     | 150         |     | 150          |     |      |
| $TE_1LE_1H$ | $\bar{E}_1$ Pulse Width (Negative) | 450          |     | 550         |     | 600          |     |      |
| $TAVE_1L$   | Address Setup Time                 | 0            |     | 0           |     | 0            |     |      |
| $TE_1LAX$   | Address Hold Time                  | 80           |     | 100         |     | 100          |     |      |
| $TE_2VE_1L$ | Chip Enable Setup Time (6654)      | 0            |     | 0           |     | 0            |     |      |
| $TE_1LE_2X$ | Chip Enable Hold Time (6654)       | 80           |     | 100         |     | 100          |     |      |

## ABSOLUTE MAXIMUM RATINGS (IM6653/54AI, AM)

### Supply Voltages

$V_{DD} - V_{SS}$  ..... + 11.0V

$V_{CC} - V_{SS}$  ..... + 11.0V

Input or Output Voltage .... ( $V_{SS} - 0.3V$ ) to ( $V_{DD} + 0.3V$ )

### Operating Temperature Range

Industrial ..... -40°C to +85°C

Military ..... -55°C to +125°C

Storage Temperature Range ..... -65°C to +150°C

Lead Temperature (Soldering, 10sec) ..... 300°C

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = V_{DD} = 4.5V$  to  $10.5V$ ,  $V_{SS} = 0V$ ,  $T_A$  = Operational Temperature Range)

| SYMBOL     | PARAMETER                  | TEST CONDITIONS               | IM6653/54AI, AM |                 | UNIT    |
|------------|----------------------------|-------------------------------|-----------------|-----------------|---------|
|            |                            |                               | MIN             | MAX             |         |
| $V_{IH}$   | Logical "1" Input Voltage  | $\bar{E}_1, S$                | $V_{DD} - 2.0$  |                 | V       |
| $V_{IH}$   |                            | Address Pins                  | $V_{DD} - 2.0$  |                 |         |
| $V_{IL}$   | Logical "0" Input Voltage  |                               |                 | 0.8             |         |
| $I_I$      | Input Leakage              | $GND \leq V_{IN} \leq V_{DD}$ | -1.0            | 1.0             | $\mu A$ |
| $V_{OH}$   | Logical "1" Output Voltage | $I_{OUT} = 0$ (Note 1)        | $V_{CC} - 0.01$ |                 | V       |
| $V_{OL}$   | Logical "0" Output Voltage | $I_{OUT} = 0$ (Note 1)        |                 | $V_{SS} + 0.01$ |         |
| $I_{OLK}$  | Output Leakage             | $V_{SS} \leq V_O \leq V_{CC}$ | -1.0            | 1.0             | $\mu A$ |
| $I_{STBY}$ | Standby Supply Current     | $V_{IN} = V_{DD}$             |                 | 100             |         |
| $I_{CC}$   |                            | $V_{IN} = V_{DD}$             |                 | 40              |         |
| $I_{DD}$   | Operating Supply Current   | $f = 1MHz$                    |                 | 12              | mA      |
| $C_I$      | Input Capacitance          | Note 1                        |                 | 7.0             | pF      |
| $C_O$      | Output Capacitance         | Note 1                        |                 | 10.0            |         |

Note: 1. For design reference only, not 100% tested.

## AC ELECTRICAL CHARACTERISTICS

( $V_{CC} = V_{DD} = 10V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $C_L = 50pf$ ,  $T_A$  = Operating Temperature Range)

| SYMBOL      | PARAMETER                          | IM6653/54 AI |     | IM6653/54 AM |     | UNIT |
|-------------|------------------------------------|--------------|-----|--------------|-----|------|
|             |                                    | MIN          | MAX | MIN          | MAX |      |
| $TE_1LQV$   | Access Time From $\bar{E}_1$       |              | 300 |              | 350 | ns   |
| $TSQV$      | Output Enable Time                 |              | 60  |              | 70  |      |
| $TE_1HQZ$   | Output Disable Time                |              | 60  |              | 70  |      |
| $TE_1HE_1L$ | $\bar{E}_1$ Pulse Width (Positive) | 125          |     | 125          |     |      |
| $TE_1LE_1H$ | $\bar{E}_1$ Pulse Width (Negative) | 300          |     | 350          |     |      |
| $TAVE_1L$   | Address Setup Time                 | 0            |     | 0            |     |      |
| $TE_1LAX$   | Address Hold Time                  | 60           |     | 60           |     |      |
| $TE_2VE_1L$ | Chip Enable Setup Time (6654)      | 0            |     | 0            |     |      |
| $TE_1LE_2X$ | Chip Enable Hold Time (6654)       | 60           |     | 60           |     |      |

PIN ASSIGNMENTS

| PIN         | SYMBOL   | ACTIVE LEVEL | DESCRIPTION   |
|-------------|--|--------------|---|
| 1-8,23      | A <sub>0</sub> -A <sub>7</sub> ,A <sub>8</sub>                   | -            | Address Lines   |
| 9-11, 13-17 | Q <sub>0</sub> -Q <sub>7</sub><br>Q <sub>0</sub> -Q <sub>3</sub> | -            | Data Out lines, 6654<br>Data Out lines, 6653  |
| 12          | V <sub>SS</sub>  | -            | Negative Supply   |
| 18          | Program  | -            | Programming pulse input   |
| 19          | V <sub>DD</sub>  | -            | Chip positive supply, normally tied to V <sub>CC</sub>  |
| 20          | E <sub>1</sub>   | L            | Strobe line, latches both address lines and, for 6654, Chip enable E <sub>2</sub>                   |
| 21          | S  | L            | Chip select line, must be low for valid data out  |
| 22          | A <sub>9</sub><br>E <sub>2</sub>                                 | -<br>L       | Additional address line for 6653<br>Chip enable line, latched by Chip enable E <sub>1</sub> on 6654 |
| 24          | V <sub>CC</sub>  | -            | Output buffer positive supply   |

READ MODE OPERATION

In a typical READ operation address lines and chip enable E<sub>2</sub>\* are latched by the falling edge of chip enable E<sub>1</sub> (T = 0). Valid data appears at the outputs one access time (TELQV) later, provided level-sensitive chip select line S is low (T = 3). Data remains valid until either E<sub>1</sub> or S returns to a high level (T = 4). Outputs are then forced to a high-Z state.

Address lines and E<sub>2</sub> must be valid one setup time before (TAVEL), and one hold time after (TELAX), the falling edge of E<sub>1</sub> starting the read cycle. Before becoming valid, Q output lines become active (T = 2). The Q output lines return to a high-Z state one output disable time (TE<sub>1</sub>HQZ) after any rising edge on E<sub>1</sub> or S.

The program line remains high throughout the READ cycle.

Chip enable line E<sub>1</sub> must remain high one minimum positive pulse width (TEHEL) before the next cycle can begin.




Figure 3: Read Cycle Timing

FUNCTION TABLE

| TIME REF | INPUTS         |                |   |   | OUTPUTS Q | NOTES  |
|----------|----------------|----------------|---|---|-----------|--|
|          | E <sub>1</sub> | E <sub>2</sub> | S | A |           |  |
| -1       | H              | X              | X | X | Z         | DEVICE INACTIVE                                    |
| 0        |                | L              | X | V | Z         | CYCLE BEGINS: ADDRESSES, E <sub>2</sub> LATCHED*   |
| 1        | L              | X              | X | X | Z         | INTERNAL OPERATIONS ONLY                           |
| 2        | L              | X              | L | X | A         | OUTPUTS ACTIVE UNDER CONTROL OF E <sub>1</sub> , S |
| 3        | L              | X              | L | X | V         | OUTPUTS VALID AFTER ACCESS TIME                    |
| 4        |                | X              | L | X | V         | READ COMPLETE                                      |
| 5        | H              | X              | X | X | Z         | CYCLE ENDS (SAME AS -1)                            |




Figure 4: Read and Program Cycle Timing

**DC CHARACTERISTICS FOR PROGRAMMING OPERATION**

(VCC = VDD = 5V ±5% VSS = 0V, TA = 25°C)

| SYMBOL            | PARAMETER                   | TEST CONDITIONS | MIN                  | TYP | MAX | UNIT |
|-------------------|-----------------------------|-----------------|----------------------|-----|-----|------|
| I <sub>PROG</sub> | Program Pin Load Current    |                 |                      | 80  | 100 | mA   |
| V <sub>PROG</sub> | Programming Pulse Amplitude |                 | -38                  | -40 | -42 | V    |
| I <sub>CC</sub>   | V <sub>CC</sub> Current     |                 |                      | 0.1 | 5   | mA   |
| I <sub>DD</sub>   | V <sub>DD</sub> Current     |                 |                      | 40  | 100 |      |
| V <sub>IHA</sub>  | Address Input High Voltage  |                 | V <sub>DD</sub> -2.0 |     |     | V    |
| V <sub>ILA</sub>  | Address Input Low Voltage   |                 |                      |     | 0.8 |      |
| V <sub>IH</sub>   | Data Input High Voltage     |                 | V <sub>DD</sub> -2.0 |     |     |      |
| V <sub>IL</sub>   | Data Input Low Voltage      |                 |                      |     | 0.8 |      |

**AC CHARACTERISTICS FOR PROGRAMMING OPERATION**

(VCC = VDD = 5V ±5% VSS = 0V, TA = 25°)

| SYMBOL                            | PARAMETER                | TEST CONDITIONS                             | MIN | TYP | MAX  | UNIT |
|-----------------------------------|--------------------------|---|-----|-----|------|------|
| T <sub>PLPH</sub>                 | Program Pulse Width      | t <sub>rise</sub> = t <sub>fall</sub> = 5μs | 18  | 20  | 22   | ms   |
|                                   | Program Pulse Duty Cycle |   |     |     | 75%  |      |
| TDVPL                             | Data Setup Time          |   | 9   |     |      | μs   |
| TPHDX                             | Data Hold Time           |   | 9   |     |      |      |
| TE <sub>1</sub> HE <sub>1</sub> L | Strobe Pulse Width       |   | 150 |     |      | ns   |
| TAVE <sub>1</sub> L               | Address Setup Time       |   | 0   |     |      |      |
| TE <sub>1</sub> LE <sub>1</sub> X | Address Hold Time        |   | 100 |     |      |      |
| TE <sub>1</sub> LQV               | Access Time              |   |     |     | 1000 |      |

**PROGRAM MODE OPERATION**

Initially, all 4096 bits of the EPROM are in the logic one (output high) state. Selective programming of proper bit locations to "0"s is performed electrically.

In the PROGRAM mode for all EPROMs, V<sub>CC</sub> and V<sub>DD</sub> are tied together to a +5V operating supply. High logic levels at all of the appropriate chip inputs and outputs must

be set at V<sub>DD</sub> -2V minimum. Low logic levels must be set at V<sub>SS</sub> +0.8V maximum. Addressing of the desired location in PROGRAM mode is done as in the READ mode. Address and data lines are set at the desired logic levels, and PROGRAM and chip select (S) pins are set high. The address is latched by the downward edge on the strobe line (E<sub>1</sub>). During valid DATA IN time, the PROGRAM pin is pulsed from V<sub>DD</sub> to -40V. This pulse initiates the program-

ming of the device to the levels set on the data outputs. Duty cycle limitations are specified from chip heat dissipation considerations. PULSE RISE AND FALL TIMES MUST NOT BE FASTER THAN 5 $\mu$ s.

Intelligent programmer equipment with successive READ/PROGRAM/VERIFY sequences is recommended.

### **PROGRAMMING SYSTEM CHARACTERISTICS**

1. During programming the power supply should be capable of limiting peak instantaneous current to 100mA.
2. The programming pin is driven from  $V_{DD}$  to  $-40$  volts ( $\pm 2V$ ) by pulses of 20 milliseconds duration. These pulses should be applied in the sequence shown in the flow chart. Pulse rise and fall times of 10 microseconds are recommended. Note that any individual location may be programmed at any time.

3. Addresses and data should be presented to the device within the recommended setup/hold time and high/low logic level margins. Both "A" (10V) and non "A" EPROMs are programmed at  $V_{CC}$ ,  $V_{DD}$  of 5V  $\pm 5\%$ .
4. Programming is to be done at room temperature.

### **ERASING PROCEDURE**

The IM6653/54 are erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537 $\text{\AA}$ . The recommended integrated dose (i.e., UV intensity x exposure time) is 10W sec/cm<sup>2</sup>. The lamps should be used without short-wave filters, and the IM6653/54 to be erased should be placed about one inch away from the lamp tubes. For best results it is recommended that the device remain inactive for 5 minutes after erasure, before reprogramming.

The erasing effect of UV light is cumulative. Care should be taken to protect EPROMs from exposure to direct sunlight or fluorescent lamps radiating UV light in the 2000 $\text{\AA}$  to 4000 $\text{\AA}$  range.




Figure 5: Programming Flow Chart

LD003101




Figure 6: IM6653 CMOS EPROMs as External Program Memory with the IM80C35 AF0214/11




Figure 7: Using IM6654 CMOS EPROM To Extend Program Memory LS001001