


CD54/74HC107
CD54/74HCT107

Dual J-K Flip-Flop with Reset
Negative Edge Trigger



TRUTH TABLE


INPUTS				OUTPUTS	
R	CP	J	K	Q	Q̄
L	X	X	X	L	H
H	↓	L	L	Q ₀	Q ₀
H	↓	L	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	TOGGLE
H	H	X	X	Q ₀	Q ₀

Dynamic Electrical Characteristics @ T_A = 25°C, V_{CC} = 5 V, t_r, t_f = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
t _{PHL} /t _{PLH}	Propagation Delay: Clock to Q or Q̄	C _L = 15 pF C _L = 50 pF	18 20	ns ns
f _{max}	Maximum Clock Frequency	C _L = 15 pF C _L = 50 pF	60 50	MHz MHz

CD54/74HC112
CD54/74HCT112

Dual J-K Flip-Flop with Set
and Reset
Negative Edge Trigger



TRUTH TABLE

Inputs					Outputs	
S̄	R̄	CP	J	K	Q	Q̄
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	L*	L*
H	H	↓	L	L	Q ₀	Q ₀
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	TOGGLE
H	H	H	X	X	Q ₀	Q ₀

*This is an unstable condition, and is not guaranteed.

Dynamic Electrical Characteristics @ T_A = 25°C, V_{CC} = 5 V, t_r, t_f = 6 ns

Symbol	Parameter	Test Conditions	Typical	Units
t _{PHL} /t _{PLH}	Propagation Delay: Clock to Q	C _L = 15 pF C _L = 50 pF	18 20	ns ns
f _{max}	Maximum Clock Frequency	C _L = 15 pF C _L = 50 pF	60 50	MHz MHz