

# MILITARY DRAM

# 256K x 1 DRAM

**DRAM**

## AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-85152
- JAN M38510/246
- MIL-STD-883, Class B

## FEATURES

- Industry standard pinout and timing
- All inputs, outputs and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby; 150mW active, typical
- Common I/O capability using "EARLY-WRITE"
- Optional PAGE MODE access cycle
- Refresh modes:  $\overline{\text{RAS}}$ -ONLY,  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ , and HIDDEN
- 256-cycle refresh distributed across 4ms
- Specifications guaranteed over full military DRAM temperature range (-55°C to +110°C)

## OPTIONS


- Timing
  - 100ns access
  - 120ns access
  - 150ns access
- Packages
  - Ceramic DIP
  - Ceramic LCC

## MARKING

- 10
- 12
- 15
- C
- EC

## GENERAL DESCRIPTION


The MT1259 883C is a randomly accessed solid-state memory containing 262,144 bits organized in a x1 configuration. The 18 address bits are entered 9 bits at a time using  $\overline{\text{RAS}}$  to latch the first 9 bits and  $\overline{\text{CAS}}$  the latter 9 bits. If the  $\overline{\text{WE}}$  pin goes LOW prior to  $\overline{\text{CAS}}$  going LOW, the output pin remains open until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains LOW (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ-MODIFY-WRITE cycle. Data in is latched when  $\overline{\text{WE}}$  strobes LOW.



By holding  $\overline{\text{RAS}}$  LOW,  $\overline{\text{CAS}}$  may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the  $\overline{\text{RAS}}$  address defined page boundary. Returning  $\overline{\text{RAS}}$  HIGH terminates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is pre-conditioned for the next cycle during the  $\overline{\text{RAS}}$  HIGH time. Memory cell data is retained in its correct state by maintaining power and executing a  $\overline{\text{RAS}}$  (READ, WRITE,  $\overline{\text{RAS}}$ -ONLY or HIDDEN REFRESH) cycle so that all 256 combinations of  $\overline{\text{RAS}}$  addresses are executed at least every 4ms (regardless of sequence).

**FUNCTIONAL BLOCK DIAGRAM  
PAGE MODE**

**DRAM**



**TRUTH TABLE**

Function	RAS	CAS	WE	Addresses		
				t <sub>R</sub>	t <sub>C</sub>	
Standby	H	H	H	X	X	High-Z
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Data Out, Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Data Out, Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Data In, Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Data Out, Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	X	X	X	High-Z

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to V <sub>SS</sub> .....	-1.5V to +7.0V
Storage Temperature Range .....	-65°C to +150°C
Power Dissipation .....	1W
Lead Temperature (soldering 5 seconds) .....	300°C
Junction Temperature (T <sub>j</sub> ) .....	+150°C
Short Circuit Output Current .....	50mA
Thermal Resistance (θ <sub>jc</sub> ) 16-Pin DIP .....	50°C/W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL PERFORMANCE CHARACTERISTICS**

(Notes: 4, 6, 7) (-55°C ≤ T<sub>C</sub> ≤ +110°C; V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Current from V <sub>CC</sub> (Active); $\overline{RAS}$ and $\overline{CAS}$ Cycling; t <sub>RC</sub> = t <sub>RC</sub> (MIN)	I <sub>CC1</sub>		55	mA	2
Supply Current from V <sub>CC</sub> (Active, PAGE MODE); $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ Cycling; t <sub>PC</sub> = t <sub>PC</sub> (MIN)	I <sub>CC2</sub>		55	mA	2
Supply Current from V <sub>CC</sub> (Standby); $\overline{RAS}$ and $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC3</sub>		8	mA	2
Supply Current from V <sub>CC</sub> (REFRESH, $\overline{RAS}$ -ONLY); $\overline{RAS}$ Cycling, $\overline{CAS}$ = V <sub>IH</sub>	I <sub>CC4</sub>		45	mA	2
Supply Current from V <sub>CC</sub> (REFRESH, $\overline{CAS}$ -BEFORE- $\overline{RAS}$ ); $\overline{RAS}$ and $\overline{CAS}$ Cycling	I <sub>CC5</sub>		55	mA	2
Output High Voltage (I <sub>OH</sub> = -5mA)	V <sub>OH</sub>	2.4		V	1
Output Low Voltage (I <sub>OL</sub> = 5mA)	V <sub>OL</sub>		0.4	V	1
Input Leakage	I <sub>IH</sub>	-10	10	μA	
Any Input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), All Other Pins = 0V	I <sub>IL</sub>	-10	10	μA	
Output Leakage (0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	

**DC OPERATING CONDITIONS**

(Notes: 4, 6, 7) (-55°C ≤ T<sub>C</sub> ≤ +110°C; V<sub>CC</sub> = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
V <sub>SS</sub> Power Supply and Signal Reference	V <sub>SS</sub>	0.0	0.0	V	1
High-Level Input Voltage (All Inputs)	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Low-Level Input Voltage (All Inputs)	V <sub>IL</sub>	-1.0	0.8	V	1

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: (A0-A8), D	C <sub>I1</sub>		5	pF	3
Input Capacitance: $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	C <sub>I2</sub>		8	pF	3
Output Capacitance: Q	C <sub>O</sub>		7	pF	3

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**


 (Notes: 4, 5, 6, 7, 8) (-55°C ≤ T<sub>C</sub> ≤ +110°C; V<sub>CC</sub> = 5.0V ±10%)

AC CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	<sup>t</sup> RC	195		220		250		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	230		250		275		ns	18
PAGE MODE cycle time	<sup>t</sup> PC	90		100		120		ns	18
Access time from RAS	<sup>t</sup> RAC		100		120		150	ns	9
Access time from CAS	<sup>t</sup> CAC		50		60		75	ns	10
RAS pulse width	<sup>t</sup> RAS	100	10,000	120	10,000	150	10,000	ns	
CAS pulse width	<sup>t</sup> CAS	50	10,000	60	10,000	75	10,000	ns	
RAS precharge time	<sup>t</sup> RP	80		90		90		ns	
RAS hold time	<sup>t</sup> RSH	50		60		75		ns	
RAS to CAS delay time	<sup>t</sup> RCD	30	50	30	60	30	75	ns	20
CAS precharge time	<sup>t</sup> CPN	25		25		30		ns	18
CAS precharge time (PAGE MODE)	<sup>t</sup> CP	30		30		35		ns	11
CAS to RAS setup time	<sup>t</sup> CRP	5		5		5		ns	
CAS hold time	<sup>t</sup> CSH	110		120		150		ns	
Row address setup time	<sup>t</sup> ASR	0		0		0		ns	18
Row address hold time	<sup>t</sup> RAH	15		20		20		ns	
Column address setup time	<sup>t</sup> ASC	0		0		0		ns	18
Column address hold time	<sup>t</sup> CAH	20		30		30		ns	
Column address hold time referenced to RAS	<sup>t</sup> AR	70		80		100		ns	
Read command setup time	<sup>t</sup> RCS	0		0		0		ns	18
Read command hold time referenced to CAS	<sup>t</sup> RCH	0		0		0		ns	18
Read command hold time referenced to RAS	<sup>t</sup> RRH	10		10		10		ns	
Output disable delay	<sup>t</sup> OFF	0	40	0	40	0	40	ns	12
Write command setup time	<sup>t</sup> WCS	0		0		0		ns	13
Write command hold time	<sup>t</sup> WCH	35		40		45		ns	
Write command hold time referenced to RAS	<sup>t</sup> WCR	85		100		120		ns	
Write command pulse width	<sup>t</sup> WP	35		40		45		ns	
Write command to RAS lead time	<sup>t</sup> RWL	35		40		45		ns	
Write command to CAS lead time	<sup>t</sup> CWL	35		40		45		ns	
Data-in setup time	<sup>t</sup> DS	0		0		0		ns	14, 18
Data-in hold time	<sup>t</sup> DH	35		40		45		ns	14
Data-in hold time referenced to RAS	<sup>t</sup> DHR	85		100		120		ns	
CAS to write delay	<sup>t</sup> CWD	40		50		60		ns	13, 18
RAS to write delay	<sup>t</sup> RWD	90		110		135		ns	13, 18
Transition time (rise or fall)	<sup>t</sup> T	3	100	3	100	3	100	ns	18
CAS setup time (CAS-BEFORE-RAS REFRESH)	<sup>t</sup> CSR	10		10		10		ns	15
CAS hold time (CAS-BEFORE-RAS REFRESH)	<sup>t</sup> CHR	20		25		30		ns	15
Refresh period (256 cycles distributed)	<sup>t</sup> REFD		4		4		4	ms	16
Refresh period (256 cycles burst)	<sup>t</sup> REFB		4		4		4	ms	17
RAS to CAS precharge time	<sup>t</sup> RPC	0		0		0		ns	18


NOTES

1.  $V_{SS}$  is common for all voltages.
2. Specified values are obtained with the output load equal to 2TTL loads and 100pF to  $V_{SS}$ .
3. This parameter is sampled, not 100% tested. Capacitance is measured with  $V_{CC} = 5.0V$ ,  $f = 1MHz$  at less than 50mVrms,  $T_A = 25^\circ C \pm 3^\circ C$ ,  $V_{bias} = 2.4V$  applied to each input and output individually with remaining inputs and outputs open.
4. An initial pause of 100 $\mu s$  is required after power-up followed by any eight  $\overline{RAS}$  cycles, (READ, WRITE, READ-MODIFY-WRITE,  $\overline{RAS}$  REFRESH) before proper device operation is assured.
5. AC characteristics assume transition time ( $t_T$ ) = 5ns. This parameter is not measured.
6.  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IL}$  and  $V_{IH}$ .
7. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IL}$  and  $V_{IH}$  (or between  $V_{IH}$  and  $V_{IL}$ ) in a monotonic manner.
8. If  $\overline{CAS} = V_{IH}$ , data output is High-Z. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
9. Assumes that  $t_{RCD} < t_{RCD} (MAX)$ .
10. Assumes that  $t_{RCD} \geq t_{RCD} (MAX)$ .
11. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer,  $\overline{CAS}$  must be pulsed HIGH for  $t_{CP}$ . Note 8 applies to determine valid data out.
12.  $t_{OFF} (MAX)$  defines the time at which the output achieves the open circuit condition.  $t_{OFF} (MAX)$  is not referenced to  $V_{OH}$  or  $V_{OL}$ .
13.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS} (MIN)$  the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD} (MIN)$  and  $t_{RWD} \geq t_{RWD} (MIN)$  the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
14. These parameters are referenced to  $\overline{CAS}$  leading edge in EARLY-WRITE cycles and to the  $\overline{WE}$  leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
15. Enable on-chip refresh and address counters.
16. A 256-cycle distributed refresh consists of an address location refresh cycle being performed within 15.625 $\mu s$  so that all 256  $\overline{RAS}$  address combinations are executed within 4ms (regardless of sequence). Micron recommends distributed refresh.
17. A 256-cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of  $\overline{RAS}$  addresses (regardless of sequence). The refresh mode must be executed within 4ms.
18. This parameter is a "conditionally" guaranteed parameter that is specified to aid with device application. It is not directly verified by a specific test but is used, with several other parameters, in the performance verification of other attributes.
19. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .
20. Operation within the  $t_{RCD} (MAX)$  limit ensures that  $t_{RAC} (MAX)$  can be met.  $t_{RCD} (MAX)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (MAX)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .

**READ CYCLE**




**EARLY-WRITE CYCLE**




DON'T CARE  
 UNDEFINED

**READ-WRITE CYCLE**  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




**PAGE-MODE READ CYCLE**




DON'T CARE  
 UNDEFINED




**RAS-ONLY REFRESH CYCLE**  
(ADDR = A0-A7; A8 and WE = DON'T CARE)





**CAS-BEFORE-RAS REFRESH CYCLE**  
(A0-A8 and WE = DON'T CARE)



**HIDDEN REFRESH CYCLE**  
(WE = HIGH) <sup>19</sup>



 DON'T CARE  
 UNDEFINED

**DRAM**

**ELECTRICAL TEST REQUIREMENTS**

<b>MIL-STD-883 TEST REQUIREMENTS</b>	<b>SUBGROUPS (per Method 5005, Table I)</b>
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

\* PDA applies to subgroups 1 and 7.

\*\* Subgroup 4 shall be measured only for initial qualification and after process or design changes which may affect input or output capacitance.