

Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver with TRI-STATE Outputs


General Description

The SCAN16512A is a high speed, low-power universal bus transceiver featuring data inputs organized into two 8-bit bytes with output enable and latch enable control signals. This function is configurable as a D-type Latch or Flip-Flop, and can operate in transparent, latched, or clocked mode. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and Test Reset (TRST).

Features

- IEEE 1149.1 (JTAG) Compliant
- 2.7V to 3.6V V_{CC} Operation
- TRI-STATE outputs for bus-oriented applications
- Dual byte-wide data for bus applications
- Power down high Impedance inputs and outputs
- Optional Bus Hold on data inputs eliminates the need for external pullup/pulldown resistors (SCANH16512A, SCANH162512A versions)
- Optional 25Ω series resistors in outputs to minimize noise and eliminate termination resistors (SCAN162512A, SCANH162512A versions)
- Supports live insertion/withdrawal
- Includes CLAMP and HIGHZ instructions

Block Diagram



20075302


Pin Descriptions

Pin Name	Description
A1 ₀ -A1 ₇ , A2 ₀ -A2 ₇	Normal-function A-bus I/O ports. See function table for normal-mode logic.
B1 ₀ -B1 ₇ , B2 ₀ -B2 ₇	Normal-function B-bus I/O ports. See function table for normal-mode logic.
CLKAB ₁ , CLKBA ₁ , CLKAB ₂ , CLKBA ₂	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
V _{CC}	Supply Voltage
LEAB ₁ , LEBA ₁ , LEAB ₂ , LEBA ₂	Normal-function latch enables. See function table for normal-mode logic.
OEAB ₁ , OEBA ₁ , OEAB ₂ , OEBA ₂	Normal-function output enables. See function table for normal-mode logic.
TDO	The Test Data Output to support IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	The Test Mode Select input to support IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pull-up forces TMS high if left unconnected.
TCK	The Test Clock input to support IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	The Test Data Input to support IEEE Std 1149.1-1990. TDI is the serial input to shift data through the instruction register or the selected data register. An internal pull-up resistor forces TDI high if left unconnected.
TRST	The Test Reset Input to support IEEE Std 1149.1-1990. TRST is the asynchronous reset pin which will force the TAP controller to its initialization state when active. An internal pullup resistor forces TRST high if left unconnected.

BGA Pinout

	1	2	3	4	5	6	7	8
A	A1 ₀	A1 ₂	A1 ₄	A1 ₆	A2 ₀	A2 ₂	A2 ₄	A2 ₆
B	A1 ₁	A1 ₃	A1 ₅	A1 ₇	A2 ₁	A2 ₃	A2 ₅	A2 ₇
C	TRST	CLKAB ₁	LEAB ₁	OEAB ₁	GND	CLKAB ₂	LEAB ₂	OEAB ₂
D	TMS	GND	V _{CC}	GND	V _{CC}	GND	TDI	TDO
E	TCK	GND	V _{CC}	V _{CC}	GND	GND	N/C	V _{CC}
F	CLKBA ₁	LEBA ₁	OEBA ₁	GND	N/C	CLKBA ₂	LEBA ₂	OEBA ₂
G	B1 ₁	B1 ₃	B1 ₅	B1 ₇	B2 ₁	B2 ₃	B2 ₅	B2 ₇
H	B1 ₀	B1 ₂	B1 ₄	B1 ₆	B2 ₀	B2 ₂	B2 ₄	B2 ₆

Connection Diagram



20075303

Top View
See NS Package Number SLC64A

Truth Table

Function Table (Note 1)

Inputs				Outputs
\overline{OEAB}	LEAB	CLKAB	A	B
L	L	L	X	B_0 (Note 2)
L	L	↑	L	L
L	L	↑	H	H
L	H	X	L	L
L	H	X	H	H
H	X	X	X	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

Note 1: A-to-B data flow is shown. B-to-A data flow is similar, but uses \overline{OEBA} , LEBA, and CLKBA.

Note 2: Output level before the indicated steady-state input conditions were established.

Functional Description

In the normal mode, these devices are 16-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. They can be used as two 8-bit transceivers, or as one 16-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP may affect the normal functional operation of the universal bus transceivers. When the TAP is activated, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the

devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is LOW, the B outputs are active. When \overline{OEAB} is HIGH, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow but uses the \overline{OEBA} , LEBA, and CLKBA inputs.

Five dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), test clock (TCK), and test reset (\overline{TRST}). All testing and scan operations are synchronized to the TAP interface.

For details about the sequence of boundary scan cells in the SCAN16512A, please refer to the BSDL (Boundary Scan Description Language) file available on our website.

Absolute Maximum Ratings (Note 3)

Supply Voltage (V_{CC})	-0.5V to +4.6V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-50 mA
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-50 mA
DC Input Voltage (V_I)	-0.5V to 4.6V
DC Output Voltage (V_O)	-0.5V to 4.6V
DC Output Source/Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current	
Per Supply Pin	±100 mA
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Solder, 4sec)	
64L BGA	220 °C
Thermal Resistance	
BGA θ_{JA}	62°C/W

Package Derating

16.1mW/°C above
25°C

ESD (Min)

2000V

Recommended Operating Conditions

Supply Voltage (V_{CC})	
SCAN16512A	2.7V to 3.6V
Input Voltage (V_I)	0V to 3.6V
Output Voltage (V_O)	0V to 3.6V
Operating Temperature (T_A)	
Industrial	-40°C to +85°C

Note 3: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	Industrial		Units	Conditions
			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			
			Min	Max		
V_{IH}	Minimum High Input Voltage	2.7	2.0		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		3.6	2.0			
V_{IL}	Maximum Low Input Voltage	2.7		0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		3.6		0.8		
V_{OH}	Minimum High Output Voltage All Outputs, All Options	2.7	2.5		V	$I_{OUT} = -100 \mu A$
		3.6	3.4			
	Minimum High Output Voltage TDO Outputs, All Options	2.7	2.2		V	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -12mA$
		3.0	2.2		V	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -24mA$
	Minimum High Output Voltage A and B Ports: SCAN16512A and SCANH16512A options	2.7	2.2		V	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -12mA$
		3.0	2.2		V	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -24mA$
	Minimum High Output Voltage A and B Ports: SCAN162512A and SCANH162512A options (25Ω series resistor options)	2.7	2.2		V	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -4mA$
		3.0	2.2		V	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -12mA$

Symbol	Parameter	V _{CC} (V)	Industrial		Units	Conditions
			T _A = -40°C to +85°C			
			Min	Max		
V _{OL}	Maximum Low Output Voltage All Outputs, All Options	2.7		0.2	V	I _{OUT} = 100 μA
		3.6		0.2		
	Maximum Low Output Voltage TDO Outputs, All Options	2.7		0.4	V	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 12mA
		3.0		0.55	V	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 24mA
	Maximum Low Output Voltage A and B Ports: SCAN16512A and SCANH16512A Options	2.7		0.4	V	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 12mA
		3.0		0.55	V	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 24mA
Maximum Low Output Voltage A and B Ports: SCAN162512A and SCANH162512A Options (25Ω series resistor options)	2.7		0.4	V	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 4mA	
	3.0		0.6	V	V _{IN} = V _{IL} or V _{IH} , I _{OL} = 12mA	
I _{IN}	Maximum Input Leakage Current	3.6		±5.0	μA	V _I = V _{CC} , GND
I _{ILR}	Input Low Current	3.6	-20	-250	μA	V _{IN} = GND
I _{OZ}	Maximum I/O Leakage Current	3.6		±10.0	μA	V _I (OE) = V _{IL} , V _{IH} V _I = V _{CC} , GND V _O = V _{CC} , GND
I _{I(HOLD)}	Bus Hold Input Minimum Drive Hold Current (<i>Note 4</i>)	2.7	±35		μA	V _I = 0.8V or 2.0V
		3.6		±500		V _I = 0 to 3.6V
V _{IKL}	Input Clamp Diode Voltage	2.7		-1.5	V	I _{IN} = -18mA
I _{OFF}	Power-off Leakage Current	0.0		±10.0	μA	V _O = V _{CC} , GND
I _{CC}	Maximum Quiescent Supply Current	3.6		20	μA	
I _{CCt}	Maximum I _{CC} Per Input	3.6		0.5	mA	V _I = V _{CC} -0.6V

Note 4: Applies to devices with Bus Hold feature only.

Noise Specifications

Applies to SCAN16512A and SCANH16512A options, $C_L = 30\text{pF}$, $R_L = 500\Omega$ to GND

Symbol	Parameter	V_{CC} (V)	Industrial	Units
			$T_A = 25^\circ\text{C}$	
			Typical Limits	
V_{OLP}	Quiet Output Maximum Dynamic VOL (Note 5)	3.3	1.2	V
V_{OLV}	Quiet Output Minimum Dynamic VOL (Note 5)	3.3	-1.5	V
V_{OHP}	Quiet Output Maximum Dynamic VOH (Note 6)	3.3	VOH + 0.9	V
V_{OHV}	Quiet Output Minimum Dynamic VOH (Note 6)	3.3	VOH - 1.5	V

Noise Specifications

Applies to SCAN162512A and SCANH162512A options, $C_L = 30\text{pF}$, $R_L = 500\Omega$ to GND

Symbol	Parameter	V_{CC} (V)	Industrial	Units
			$T_A = 25^\circ\text{C}$	
			Typical Limits	
V_{OLP}	Quiet Output Maximum Dynamic VOL (Note 5)	3.3	0.5	V
V_{OLV}	Quiet Output Minimum Dynamic VOL (Note 5)	3.3	-0.4	V
V_{OHP}	Quiet Output Maximum Dynamic VOH (Note 6)	3.3	VOH + 0.5	V
V_{OHV}	Quiet Output Minimum Dynamic VOH (Note 6)	3.3	VOH - 0.5	V

Note 5: Maximum number of outputs is defined as n. (n-1) outputs are switched LOW while the quiet output is monitored in a LOW (VOL) state. Also, (n-1) outputs are switched HIGH while the quiet output is monitored in a LOW (VOL) state.

Note 6: Maximum number of outputs is defined as n. (n-1) outputs are switched LOW while the quiet output is monitored in a HIGH (VOH) state. Also, (n-1) outputs are switched HIGH while the quiet output is monitored in a HIGH (VOH) state.

AC Electrical Characteristics

Normal Operation, over recommended operating supply voltage and temperature ranges unless otherwise specified.

Symbol	Parameter	SCAN16512A, SCANH16512A		Units
		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		
		$C_L = 30\text{ pF}$ $R_L = 500\Omega\text{ to GND}$		
		Min	Max	
t_{PLH} , t_{PHL}	Propagation Delay A to B, B to A		5.5	ns
t_{PLH} , t_{PHL}	Propagation Delay CLKAB to B, CLKBA to A		6.0	ns
t_{PLH} , t_{PHL}	Propagation Delay LEAB to B, LEBA to A		6.0	ns
t_{PLZ} , t_{PHZ}	Disable Time, \overline{OEAB} to B, \overline{OEBA} to A		7.5	ns
t_{PZL} , t_{PZH}	Enable Time, \overline{OEAB} to B, \overline{OEBA} to A		7.5	ns

AC Electrical Characteristics

Normal Operation, over recommended operating supply voltage and temperature ranges unless otherwise specified.

Symbol	Parameter	SCAN162512A		Units
		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		
		$C_L = 30\text{ pF}$ $R_L = 500\Omega\text{ to GND}$		
		Min	Max	
t_{PLH} , t_{PHL}	Propagation Delay A to B, B to A		6.0	ns
t_{PLH} , t_{PHL}	Propagation Delay CLKAB to B, CLKBA to A		6.5	ns
t_{PLH} , t_{PHL}	Propagation Delay LEAB to B, LEBA to A		6.5	ns
t_{PLZ} , t_{PHZ}	Disable Time, \overline{OEAB} to B, \overline{OEBA} to A		8.0	ns
t_{PZL} , t_{PZH}	Enable Time, \overline{OEAB} to B, \overline{OEBA} to A		8.0	ns

AC Electrical Characteristics

Normal Operation, over recommended operating supply voltage and temperature ranges unless otherwise specified.

Symbol	Parameter	SCANH162512A		Units
		$T_A = -40^\circ\text{C to }+85^\circ\text{C}$ $C_L = 30\text{ pF}$ $R_L = 500\Omega\text{ to GND}$		
		Min	Max	
t_{PLH} , t_{PHL}	Propagation Delay A to B, B to A		6.0 6.0	ns
t_{PLH} , t_{PHL}	Propagation Delay CLKAB to B, CLKBA to A		6.5 6.5	ns
t_{PLH} , t_{PHL}	Propagation Delay LEAB to B, LEBA to A		6.5 6.5	ns
t_{PLZ} , t_{PHZ}	Disable Time, \overline{OEAB} to B, \overline{OEBA} to A		8.0 8.0	ns
t_{PZL} , t_{PZH}	Enable Time, \overline{OEAB} to B, \overline{OEBA} to A		8.0 8.0	ns

AC Operating Requirements

Normal Operation, over recommended operating supply voltage and temperature ranges unless otherwise specified


Symbol	Parameter	All Options		Units
		$T_A = -40^\circ\text{C to }+85^\circ\text{C}$ $C_L = 30\text{ pF}$, $R_L = 500\Omega\text{ to GND}$		
		Guaranteed Minimum		
t_S	Setup Time, A to CLKAB or B to CLKBA		1.5	ns
t_H	Hold Time, A to CLKAB or B to CLKBA		2.0	ns
t_S	Setup Time, A to LEAB or B to LEBA		1.5	ns
t_H	Hold Time, A to LEAB or B to LEBA		2.5	ns
t_W	Pulse Width, CLKAB or CLKBA, high or low		2.0	ns
t_W	Pulse Width, LEAB or LEBA high		2.0	ns
f_{max}	Maximum CLKAB or CLKBA Clock Frequency		250	MHz

AC Operating Requirements

can Test Operation, over recommended operating supply voltage and temperature ranges unless otherwise specified

Symbol	Parameter	All Options		Units
		$T_A = -40^\circ\text{C to }+85^\circ\text{C}$ $C_L = 30\text{ pF}$, $R_L = 500\Omega\text{ to GND}$		
		Guaranteed Minimum		
t_S	Setup Time, H or L, TMS to TCK		2.0	ns
t_H	Hold Time, H or L, TCK to TMS		1.0	ns
t_S	Setup Time, H or L, TDI to TCK		1.0	ns
t_H	Hold Time, H or L, TCK to TDI		2.0	ns
t_W	Pulse Width TCK High or Low		10	ns
t_W	Pulse Width \overline{TRST} , Low		2.5	ns
f_{max}	Maximum TCK Clock Frequency		25	MHz
t_{REC}	Recovery Time, \overline{TRST} to TCK		2.0	ns


AC Loading and Waveforms



20075314


FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)

V_I	C_L
$V_{CC} * 2$	30pF




20075310

Waveform for Inverting and Non-inverting Functions




20075311

Tristate Output High Enable and Disable Times for Logic



20075312

Propagation Delay, Pulse Width and t_{REC} Waveforms



20075313

Tristate Output Low Enable and Disable Times for Logic

FIGURE 2. Timing Waveforms
(Input Characteristics; $f = 1\text{MHz}$, $t_r = t_f = 2.5\text{ns}$)

Symbol	V_{CC}
	2.7 - 3.6V
V_{mi}	1.5V
V_{mo}	1.5V
V_x	$V_{OL} + 0.3\text{V}$
V_y	$V_{OH} - 0.3\text{V}$

Capacitance and I/O Characteristics


Refer to National's website for IBIS models at <http://www.national.com/scan>

Device ID Register

Ordering Code	Features	Device ID	Manufacturer & LSB
SCAN16512ASM	No bus hold, no series resistor	FC30	01F
SCANH16512ASM	With bus hold only	FC31	01F
SCAN162512ASM	With 25 Ω series resistors in outputs	FC32	01F
SCANH162512ASM	With 25 Ω series resistors and bus hold	FC33	01F

OBSOLETE

Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

SLC64A (Rev C)

64-Lead Ball Grid Array Package
Order Number SCAN16512ASM,
SCANH16512ASM, SCAN162512ASM, SCANH162512ASM
NS Package Number SLC64A

OBSOLETE

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY


NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com


National Semiconductor
Americas Technical
Support Center
 Email: support@nsc.com
 Tel: 1-800-272-9959

National Semiconductor Europe
Technical Support Center
 Email: europe.support@nsc.com

National Semiconductor Asia
Pacific Technical Support Center
 Email: ap.support@nsc.com

National Semiconductor Japan
Technical Support Center
 Email: jpn.feedback@nsc.com