



STL42P6LLF6

Datasheet

P-channel -60 V, 23 mΩ typ., -42 A STripFET F6 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT™ 5x6



Features

Order code	V _{DS}	R _{DS(on)} max	Ι _D
STL42P6LLF6	-60 V	26 mΩ	-42 A

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.



Product status	
STL42P6LLF6	

Product summary				
Order code STL42P6LLF6				
Marking	42P6LLF6			
Package	PowerFLAT 5x6			
Packing	Tape and reel			

1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-60	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at T_C = 25 °C	-42	А
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	-30	А
I _D ^{(1) (3)}	Drain current (pulsed)	-168	А
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	-9	А
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 100 °C	-6.6	А
I _{DM} ^{(3) (2)}	Drain current (pulsed)	-36	А
P _{TOT} ⁽¹⁾	Total power dissipation at T_C = 25 °C	100	W
P _{TOT} ⁽²⁾	Total power dissipation at T _{pcb} = 25 °C	4.8	W
T _{stg}	Storage temperature range	EE to 175	J°
Тј	Operating junction temperature range	-55 to 175	

Table 1. Absolute maximum ratings

1. The value is rated by R_{thj-case}.

2. The value is rated by $R_{thj-pcb}$.

3. Pulse width is limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.5	°C/W
R _{thj-pcb} ⁽¹⁾	R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb		°C/W

1. When mounted on FR-4 board of 1 inch², 2 Oz Cu, t < 10 s.

2 Electrical characteristics

57

(T_C= 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = -250 μA	-60			V
I _{DSS} Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = -60 V			-1	μA	
	V_{GS} = 0 V, V_{DS} = -60 V, T_{C} = 125 °C ⁽¹⁾			-10	μA	
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ± 20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$	-1		-2.5	V
KDS(on)	Static drain-source on- resistance	V _{GS} = -10 V, I _D = -4.5 A		23	26	
		V _{GS} = -4.5 V, I _D = -4.5 A		28	34	mΩ

Table 3. Static

1. Defined by design, not subject to production testing

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3780	-	pF
C _{oss}	Output capacitance	V_{DS} = -25 V, f = 1 MHz, V_{GS} = 0 V	-	262	-	pF
C _{rss}	Reverse transfer capacitance			170	-	pF
Qg	Total gate charge			30	-	nC
Q _{gs}	Gate-source charge	V_{DD} = -30 V, I_D = -9 A, V_{GS} = -4.5 V (see Figure 13. Gate charge test circuit)	-	10.8	-	nC
Q _{gd}	Gate-drain charge		-	10.5	-	nC
R _G	Gate input resistance	I _D = 0 A, f = 1 MHz	-	1.7	-	Ω

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	51.4	-	ns
tr	Rise time	V_{DD} = -30 V, I_D = -4.5 A, R_G = 4.7 Ω, V_{GS} = -10 V (see Figure 12. Switching	-	39	-	ns
t _{d(off)}	Turn-off-delay time	times test circuit for resistive load)	-	171	-	ns
t _f	Fall time		-	21	-	ns

DS100)14 - Rev 5
Downloaded from	Arrow.com.

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-	-42		А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-	-168		А
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = -9 A	-		-1.1	V
t _{rr}	Reverse recovery time	I _{SD} = -9 A, di/dt = 100 A/µs,	-	34		ns
Q _{rr}	Reverse recovery charge	V_{DD} = -4.8 V, T _j = 150 °C (see Figure 14. Test circuit for inductive load	-	48		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times)	-	-2.8		А

1. Pulse width limited by safe operating area


2. Pulse test: pulse duration = 300 µs, duty cycle 1.5%


2.1 Electrical characteristics (curves)


Note:

57

For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.







I_D (A) GIPG170220151710ALS

Figure 4. Transfer characteristics








Figure 6. Normalized V_{(BR)DSS} vs temperature













3 Test circuits






4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 5x6 type C SUBCON package information

57

Figure 15. PowerFLAT 5x6 type C SUBCON package outline




8472137_SUBCON_998G_REV4

Dim.		mm	
Dim.	Min.	Тур.	Max.
А	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
С	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
е	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
Н	0.51	0.61	0.71
К	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
Р	1.00	1.10	1.20
θ	8°	10°	12°

Table 7. PowerFLAT 5x6 type C SUBCON package mechanical data

4.2 PowerFLAT 5x6 type R package information

Figure 16. PowerFLAT 5x6 type R package outline



A0ER_8231817_Rev15

Dim.	mm		
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
К	1.275		1.575
L	0.60		0.80
L1	0.05	0.15	0.25
θ	0°		12°

Table 8. PowerFLAT 5x6 type R mechanical data




Figure 17. PowerFLAT 5x6 recommended footprint (dimensions are in mm)

8231817_FOOTPRINT_simp_Rev_18

4.3 PowerFLAT 5x6 packing information


Figure 18. PowerFLAT 5x6 tape (dimensions are in mm)

С.30±0.05

57

SECTION Y-Y

Ao	6.30 +/- 0.1
Bo	5.30 +/- 0.1
Ko	1.20 +/- 0.1
F	5.50 +/- 0.1
P1	8.00 +/- 0.1
W	12.00 +/- 0.3



- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ±0.20.
- (III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs All dimensions are in millimeters

8234350_Tape_rev_C

Figure 19. PowerFLAT 5x6 package orientation in carrier tape





Figure 20. PowerFLAT 5x6 reel



8234350_Reel_rev_C

Revision history

Date	Revision	Changes
28-Oct-2013	1	First release.
25-Aug-2014	2	Modified: Figure 1: "Internal schematic diagram"
		Updated: Section 10: "Package mechanical data"
		Minor text changes
24-Feb-2015 3		In title description on cover page, changed 0.02 Ω to 0.023 Ω
		In features table on cover page, changed 0.028 Ω to 0.026 Ω
		Updated Table 2: Absolute maximum ratings
		Updated <i>Table 4: Static</i> – renamed table and updated Static drain-source on-resistance values
	3	Updated Table 5: Dynamic – test conditions and all typical values
		Updated Table 6: Switching times - test conditions and all typical values
		Updated Table 7: Source-drain diode – test conditions and all typical values
		Added Section 2.2: Electrical characteristics (curves)
		Updated Section 4: Package mechanical data
		Minor text changes
15-Nov-2016	4	Updated title, features table and description on cover page
		Updated Table 2: "Absolute maximum ratings"
		Updated Table 4: "Static", Table 5: "Dynamic", Table 6: "Switchingtimes" and Table 7: "Source drain diode"
		Updated Figure 9: "Normalized on-resistance vs. temperature"
		Updated Section 4.1: "PowerFLAT™ 5x6 type R package information"
		Minor text changes
19-Nov-2019	5	Added: Section 4.1 PowerFLAT 5x6 type C SUBCON package information.
		Minor text changes.

Table 9. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved