



**MOTOROLA**

**4 X 2 MULTIPLIER**

The MC10183 is a 4 x 2 bit multiplier that can multiply 2's complement numbers producing a 2's complement product without correction. The device can be used as a 4 x 2 bit multiplier cell to build larger iterative arrays.


The part performs the function defined as  $F = XY + K$ , where K is an input field used to add partial products in an array or to add a constant to the least significant part of the array product. The algorithm used is a modified Booth's algorithm or multiplier coding technique. The device consists of a shift network and an adder/subtractor in which 0, 1 times X, or 2 times X is either added or subtracted to input constant K. The Y inputs control multiplication as shown in the Truth Table.

The most significant digit in a word carries a negative weight allowing 2's complement numbers of various lengths to be multiplied. An M-bit by N-bit multiplication produces an M + N bit product.

The  $\bar{P}$  polarity input allows multiplication in either positive logic ( $\bar{P} = \text{high}$ ) or negative logic ( $\bar{P} = \text{low}$ ) representation. Also, mode control M inverts  $\bar{C}_n$  when high and passes  $\bar{C}_n$  directly when left low.

$P_D = 760 \text{ mW typ/pkg (No Load)}$   
 $t_{pd} = 50 \text{ ns typ (8 x 8 bit product)}$   
 $t_r, t_f = 3.5 \text{ ns typ (20\%–80\%)}$

**LOGIC DIAGRAM**



$V_{CC} = \text{Pin 24}$   
 $V_{EE} = \text{Pin 12}$


**TRUTH TABLE**

Y-2	Y0	Y1	$\bar{P}$	A	B	C	Operation	Complementor
L	L	L	L	L	L	L	Add Zero	Direct
H	L	L	L	L	H	L	Add 1X	Direct
L	H	L	L	L	L	L	Add 1X	Direct
H	H	L	L	L	H	L	Add 2X	Direct
L	L	H	L	L	H	H	Sub 2X	Invert
H	L	H	L	L	H	H	Sub 1X	Invert
L	H	H	L	L	H	H	Sub 1X	Invert
H	H	H	L	L	L	H	Sub Zero	Invert
L	L	L	L	H	L	L	Sub Zero	Direct
H	L	L	L	H	H	H	Sub 1X	Invert
L	H	L	L	H	H	H	Sub 1X	Invert
H	H	L	L	H	H	H	Sub 2X	Invert
L	L	H	L	H	L	L	Add 2X	Direct
H	L	H	L	H	L	L	Add 1X	Direct
L	H	H	L	H	L	L	Add 1X	Direct
H	H	H	L	H	L	H	Add Zero	Invert

**MC10183**


**MECL 10K SERIES**

**4 X 2 MULTIPLIER**




**L SUFFIX**  
**CERAMIC PACKAGE**  
**CASE 623**

**PIN ASSIGNMENT**



POSITIVE LOGIC DIAGRAM



**ELECTRICAL CHARACTERISTICS**

Each MC10183 series has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit in a test socket or mounted on a printed circuit board and terminated air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

Characteristic	Symbol	Pin Under Test	MC10183 TEST LIMITS						TEST VOLTAGE VALUES						V <sub>CC</sub> Gnd					
			-30°C		+25°C		+85°C		-30°C		+25°C		+85°C			V <sub>IHmax</sub>	V <sub>IHmin</sub>	V <sub>ILmax</sub>	V <sub>ILmin</sub>	V <sub>EE</sub>
			Min	Max	Min	Typ	Max	Min	Max	Unit	V <sub>IHmax</sub>	V <sub>IHmin</sub>	V <sub>ILmax</sub>	V <sub>ILmin</sub>						
Power Supply Drain Current	I <sub>E</sub>	12	-	201	-	146	183	-	201	mAdc	-	-	-	-	-	-	-	-	-	24
Input Current	I <sub>inH</sub>	6	-	280	-	-	245	-	245	μAdc	-	-	-	-	-	-	-	-	-	24
	I <sub>inL</sub>	8	0.5	-	-	200	-	220	-	220	μAdc	-	-	-	-	-	-	-	-	24
Logic "1" Output Voltage	V <sub>OH</sub>	2	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	-	-	-	-	-	-	-	-	24
		21	-1.060	-0.890	-0.960	-	-0.810	-0.890	-0.700	Vdc	-	-	-	-	-	-	-	-	-	24
Logic "0" Output Voltage	V <sub>OL</sub>	2	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	-	-	-	-	-	-	-	24
		21	-1.890	-1.675	-1.850	-	-1.650	-1.825	-1.615	Vdc	-	-	-	-	-	-	-	-	-	24
Logic "1" Threshold Voltage	V <sub>OHA</sub>	2	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	-	-	-	-	-	-	-	24
		21	-1.080	-	-0.980	-	-	-0.910	-	Vdc	-	-	-	-	-	-	-	-	-	24
Logic "0" Threshold Voltage	V <sub>OLA</sub>	2	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	-	-	-	-	-	-	24
		21	-	-1.655	-	-	-1.630	-	-1.595	Vdc	-	-	-	-	-	-	-	-	-	24
Switching Times 150 Ω Load	Propagation Delay	t <sub>20+2-</sub>	2	1.0	5.3	1.0	4.5	5.0	1.0	5.5	ns	-	-	-	-	-	-	-	-	24
		t <sub>20+22+</sub>	22	1.8	8.4	1.8	6.0	8.0	1.8	8.8	ns	-	-	-	-	-	-	-	-	24
		t <sub>20+3-</sub>	3	1.8	8.4	1.8	6.0	8.0	1.8	8.8	ns	-	-	-	-	-	-	-	-	24
		t <sub>9+2-</sub>	1	2.5	11	2.5	8.0	10.5	2.5	11.5	ns	-	-	-	-	-	-	-	-	24
		t <sub>9+1+</sub>	1	2.5	11	2.5	8.0	10.5	2.5	11.5	ns	-	-	-	-	-	-	-	-	24
		t <sub>14+3-</sub>	3	2.5	11	2.5	8.5	10.5	2.5	11.5	ns	-	-	-	-	-	-	-	-	24
		t <sub>10-7+</sub>	2	1.8	8.4	1.8	6.0	8.0	1.8	8.8	ns	-	-	-	-	-	-	-	-	24
		t <sub>10-23+</sub>	23	2.5	11	2.5	9.5	10.5	2.5	11.5	ns	-	-	-	-	-	-	-	-	24
		t <sub>14-3+</sub>	3	2.5	11	2.5	10.0	10.5	2.5	11.5	ns	-	-	-	-	-	-	-	-	24
		t <sub>15-2-</sub>	2	3.2	14.1	3.2	10.5	13.5	3.2	14.8	ns	-	-	-	-	-	-	-	-	24
		t <sub>15-23+</sub>	23	3.2	14.1	3.2	10.5	13.5	3.2	14.8	ns	-	-	-	-	-	-	-	-	24
		t <sub>15-3+</sub>	3	3.2	14.1	3.2	11.5	11.5	3.2	14.8	ns	-	-	-	-	-	-	-	-	24
Rise Time (20% to 80%)	t <sub>21+</sub>	22	1.0	6.3	1.0	3.5	6.0	1.0	6.6	ns	-	-	-	-	-	-	-	-	24	
Fall Time (20% to 80%)	t <sub>22-</sub>	22	1.0	6.3	1.0	3.5	6.0	1.0	6.6	ns	-	-	-	-	-	-	-	-	24	

3

## MC10183 APPLICATIONS INFORMATION

The MC10183 is a 4 X 2 bit multiplier that uses a modified Booth's algorithm or multiplier coding technique. The device generates the function:  $S = X \cdot Y + K$

where

X = 4-bit multiplicand  
Y = 2-bit multiplier  
K = 4-bit constant

The addition of the constant allows the device to be used in an iterative array of parts for larger words. The algorithm for multiplication is:

Y <sub>i-1</sub>	Y <sub>i</sub>	Y <sub>i+1</sub>	Operation
0	0	0	add zero
1	0	0	add multiplicand
0	1	0	add multiplicand
1	1	0	add 2 times multiplicand
0	0	1	sub 2 times multiplicand
1	0	1	sub multiplicand
0	1	1	sub multiplicand
1	1	1	sub zero

## DEVICE OPERATION

The device consists of three main sections: a decoder, a shifter, and a high speed look-ahead carry adder/subtractor.

1. The decoder uses the Y inputs to generate the control signals for the shifter and the adder/subtractor. Also, the polarity control  $\bar{P}$  is used to allow operation in either positive or negative logic. Referring to the logic diagram, the control signals are:

$$A = Y_{-1} \oplus Y_0 \text{ (1 times multiplicand)}$$

$$B = Y_{-1}Y_0\bar{Y}_1 + \bar{Y}_{-1}\bar{Y}_0Y_1 \text{ (2 times multiplicand)}$$

$$\bar{C} = \bar{P}\bar{Y}_1 + \bar{Y}_{-1}\bar{Y}_0\bar{Y}_1 + PY_1(\bar{Y}_{-1} + \bar{Y}_0) \text{ (add/subtract)}$$

The  $\bar{P}$  input is tied to a high logic level or ground for positive logic operation.

2. The shift network is a multiplexer that ripples through number X (1 times multiplicand), shifts number X by one bit (2 times multiplicand), or sets the output to zero. The network is controlled by decoder functions A and B which are generated in accordance with the multiply algorithm.

3. The adder/subtractor follows the shift network which performs the actual multiplication. The adder/subtractor produces the sum or difference of the newly formed partial product and the accumulated partial product (constant K). Subtraction is accomplished by inverting the shifted product and doing a two's complement addition. The carry in of the least significant bit must be a logic one during subtraction.

The two most significant bits of the product are used for sign detection and overflow for a two's complement multiply. These outputs are used only as the two most significant bits of the accumulated product at each addition level within a multiplier array.

Overflow can occur either as the result of 2 times the multiplicand, and/or of an addition or subtraction. To show all possible conditions (including overflow), the most significant bit (S5) must carry a negative binary weight. To show this for a 4 X 2 bit multiply plus constant, consider the following addition:

$$\begin{array}{r} X'_4 \cdot X'_3 \cdot X'_2 \cdot X'_1 \cdot X'_0 \quad \text{shifter outputs} \\ + K3 \cdot K3 \cdot K2 \cdot K1 \cdot K0 \quad \text{constant} \\ \hline S5 \cdot S4 \cdot S3 \cdot S2 \cdot S1 \cdot S0 \quad \text{sum} \end{array}$$

The shift network produces 5 product bits (maximum value of 2 times multiplicand) and a 4-bit constant is added to the least significant end of the product. The K3 bit is repeated to hold the proper binary weight. Because S5 has a negative weight all possible combinations are represented properly.

If no overflow occurs  $S4 = S5$ , and S4 can be used as a sign bit. Under overflow conditions  $S4 \neq S5$ , and overflow can be detected by EXCLUSIVE-ORing S4 and S5.

## USAGE RULES

The MC10183 can be used in larger arrays to produce a two's complement product of 2 two's complement numbers. The following rules apply:

1. For an M-bit by N-bit multiplier, an (M+N)-bit product is formed. The number of MC10183's equals  $(M \cdot N)/8$ . As an example, an 8 X 8 bit (Figure 1) array requires  $(8 \times 8)/8 = 8$  packages.

2. The MC10183 can be used directly for both positive logic and negative logic representations. The  $\bar{P}$  input can be tied to ground or to a high logic level for positive logic operation, or left at a low logic level for negative logic operation.

3. The M mode control input is used to invert  $\bar{C}_n$  when placed at a high logic level or ground, or passes  $\bar{C}_n$  directly when left as a low logic level. When  $\bar{C}_n$  is driven from  $\bar{C}_{n+4}$  of a preceding device, M control is left in a low logic state. When  $\bar{C}_n$  is the least significant input carry bit for a level of addition within an array,  $\bar{C}_n$  is tied to  $Y_1$  of the same device, and the M input is placed at a high logic level.  $Y_1$  controls when subtraction occurs, and carry in must be equal to a logic one during subtraction.

3




FIGURE 1 - 8-BIT X 8-BIT 2's COMPLEMENT MULTIPLIER

