

MOS INTEGRATED CIRCUIT MC-422000FA64FB

2 M-WORD BY 64-BIT DYNAMIC RAM MODULE HYPER PAGE MODE

Description

The MC-422000FA64FB is a 1,048,576 words by 64 bits dynamic RAM module on which 8 pieces of 16 M DRAM: μ PD4218165 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- Hyper page mode (EDO)
- 2,096,152 words by 64 bits organization
- Fast access and cycle time

| Family | Access time (MAX.) | RW cycle time (MIN.) | Hyper page mode cycle Time (MIN.) | Power consumption (MAX.) | |
|------------------|-----------------------|-------------------------|---|-----------------------------|--------------------|
| | | | | Active | Standby |
| MC-422000FA64-60 | 60 ns | 104 ns | 25 ns | 3.73 W | 357 mW |
| MC-422000FA64-70 | 70 ns | 124 ns | 30 ns | 3.62 W | (CMOS level input) |

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V \pm 0.25 V power supply


Ordering Information

| Part number | Access time (MAX.) | Package | Mounted devices |
|--------------------|-----------------------|---|---|
| MC-422000FA64FB-60 | 60 ns | 168-pin Dual In-line Memory Module (Socket Type) Edge connector: Gold plating | 8 pieces of μ PD4218165LE (400 mil SOJ) [Single side] |
| MC-422000FA64FB-70 | 70 ns | | |

The information in this document is subject to change without notice.

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector : Gold plating)




PD and ID Table

| Pin Name | Pin No. | Access Time | |
|----------|---------|-------------|-------|
| | | 60 ns | 70 ns |
| PD1 | 79 | H | H |
| PD2 | 163 | L | L |
| PD3 | 80 | H | H |
| PD4 | 164 | L | L |
| PD5 | 81 | H | H |
| PD6 | 165 | H | L |
| PD7 | 82 | H | H |
| PD8 | 166 | H | H |
| ID0 | 83 | GND | GND |
| ID1 | 167 | GND | GND |

Remark H : V_{OH}, L : V_{OL}

- A0 - A9, B0 : Address Inputs
- I/O 0 - I/O 63 : Data Inputs/Outputs
- RAS0 - RAS2 : Row Address Strobe
- CAS0 - CAS7 : Column Address Strobe
- WE0, WE2 : Write Enable
- OE0, OE2 : Output Enable
- PDE : Presence Detect Enable
- PD1 - PD8 : Presence Detect Pins
- ID0, ID1 : Identity Pins
- Vcc : Power Supply
- GND : Ground
- NC : No connection

Block Diagram



Remark D0 - D7 : μ PD4218165

Electrical Specifications Notes 1, 2

Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Unit |
|------------------------------------|------------------|-----------|--------------|------|
| Voltage on any pin relative to GND | V _T | | -1.0 to +7.0 | V |
| Supply voltage | V _{CC} | | -1.0 to +7.0 | V |
| Output current | I _O | | 50 | mA |
| Power dissipation | P _D | | 6 | W |
| Operating ambient temperature | T _A | | 0 to +70 | °C |
| Storage temperature | T _{stg} | | -55 to +125 | °C |

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------------|-----------|------|------|-----------------------|------|
| Supply voltage | V _{CC} | | 4.75 | 5.0 | 6.25 | V |
| High level input voltage | V _{IH} | | 2.4 | | V _{CC} + 1.0 | V |
| Low level input voltage | V _{IL} | | -1.0 | | +0.8 | V |
| Operating ambient temperature | T _A | | 0 | | 70 | °C |

Capacitance (T_A = 25 °C, f = 1 MHz)

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-----------------|-------------------------------------|------|------|------|------|
| Input capacitance | C _{I1} | A0 - A9, B0 | | | 20 | pF |
| | C _{I2} | $\overline{WE0}, \overline{WE2}$ | | | 20 | |
| | C _{I3} | $\overline{RAS0} - \overline{RAS2}$ | | | 45 | |
| | C _{I4} | $\overline{CAS0} - \overline{CAS7}$ | | | 20 | |
| | C _{I5} | $\overline{OE0}, \overline{OE2}$ | | | 20 | |
| Data Input/Output capacitance | C _{IO} | I/O0 - I/O63 | | | 20 | pF |

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


| Parameter | Symbol | Test condition | MIN. | MAX. | Unit | Notes | |
|--|-------------------|--|----------------------------------|------|------|---------------|--|
| Operating current | I _{CC1} | $\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 710 | mA | 1,2,3 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 670 | | | |
| Standby current | I _{CC2} | $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$, $I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$, $I_o = 0 \text{ mA}$ | | 76 | mA | | |
| | | | | 68 | | | |
| $\overline{\text{RAS}}$ only refresh current | I _{CC3} | $\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$ $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 710 | mA | 1,2,3,4 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 670 | | | |
| Operating current (Hyper page mode) | I _{CC4} | $\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$ $\overline{\text{CAS}}$ Cycling $t_{\text{HPC}} = t_{\text{HPC(MIN.)}}$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 510 | mA | 1,2,5 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 470 | | | |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current | I _{CC5} | $\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = t_{\text{RC(MIN.)}}$ $I_o = 0 \text{ mA}$ | $t_{\text{RAC}} = 60 \text{ ns}$ | 710 | mA | 1,2 | |
| | | | $t_{\text{RAC}} = 70 \text{ ns}$ | 670 | | | |
| Input leakage current | I _{I(L)} | $V_i = 0 \text{ to } 5.5 \text{ V}$ all other pins not under test = 0 V | $\overline{\text{RAS}}$ | -10 | +10 | μA | |
| | | | others | -5 | +1 | | |
| Output leakage current | I _{O(L)} | $V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z) | | -10 | +10 | μA | |
| High level output voltage | V _{OH} | $I_o = -2.5 \text{ mA}$ | | 2.4 | | V | |
| level output voltage | V _{OL} | $I_o = +2.1 \text{ mA}$ | | | 0.4 | V | |

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} depend on cycle rates (t_{RC} and t_{HPC}).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during $\overline{\text{RAS}} \leq V_{\text{IL(MAX.)}}$ and $\overline{\text{CAS}} \geq V_{\text{IH(MIN.)}}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each hyper page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write Cycle

| Parameter | Symbol | t _{rac} = 60 ns | | t _{rac} = 70 ns | | Unit | Notes |
|--|------------------|--------------------------|--------|--------------------------|--------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | t _{rc} | 104 | — | 124 | — | ns | |
| $\overline{\text{RAS}}$ Precharge Time | t _{rp} | 40 | — | 50 | — | ns | |
| $\overline{\text{CAS}}$ Precharge Time | t _{cpn} | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ Pulse Width | t _{ras} | 60 | 10 000 | 70 | 10 000 | ns | |
| $\overline{\text{CAS}}$ Pulse Width | t _{cas} | 10 | 10 000 | 12 | 10 000 | ns | |
| $\overline{\text{RAS}}$ Hold Time | t _{rsh} | 10 | — | 12 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time | t _{csH} | 40 | — | 50 | — | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time | t _{rcd} | 14 | 45 | 14 | 52 | ns | 1 |
| $\overline{\text{RAS}}$ to Column Address Delay Time | t _{rad} | 12 | 30 | 12 | 35 | ns | 1 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | t _{crp} | 5 | — | 5 | — | ns | 2 |
| Row Address Setup Time | t _{asr} | 5 | — | 5 | — | ns | |
| Row Address Hold Time | t _{rah} | 10 | — | 10 | — | ns | |
| Column Address Setup Time | t _{asc} | 0 | — | 0 | — | ns | |
| Column Address Hold Time | t _{cah} | 10 | — | 12 | — | ns | |
| $\overline{\text{OE}}$ Lead Time Referenced to $\overline{\text{RAS}}$ | t _{oes} | 0 | — | 0 | — | ns | |
| $\overline{\text{CAS}}$ to Data Setup Time | t _{clz} | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to Data Setup Time | t _{olz} | 0 | — | 0 | — | ns | |
| $\overline{\text{OE}}$ to Data Delay Time | t _{oed} | 13 | — | 15 | — | ns | |
| Masked Byte Write Hold Time Referenced to $\overline{\text{RAS}}$ | t _{mRH} | 0 | — | 0 | — | ns | |
| Transition Time (Rise and Fall) | t _t | 1 | 50 | 1 | 50 | ns | |
| Refresh Time | t _{ref} | — | 16 | — | 16 | ms | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- $t_{\text{CRP}}(\text{MIN.})$ requirement is applied to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycles.

Read Cycle

| Parameter | Symbol | $t_{\text{RAC}} = 60 \text{ ns}$ | | $t_{\text{RAC}} = 70 \text{ ns}$ | | Unit | Notes |
|--|------------------|----------------------------------|------|----------------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Access Time from $\overline{\text{RAS}}$ | t_{RAC} | — | 60 | — | 70 | ns | 1 |
| Access Time from $\overline{\text{CAS}}$ | t_{CAC} | — | 20 | — | 23 | ns | 1 |
| Access Time from Column Address | t_{AA} | — | 35 | — | 40 | ns | 1 |
| Access Time from $\overline{\text{OE}}$ | t_{OEA} | — | 20 | — | 23 | ns | |
| Column Address Lead Time Referenced to $\overline{\text{RAS}}$ | t_{RAL} | 30 | — | 35 | — | ns | |
| Read Command Setup Time | t_{RCS} | 0 | — | 0 | — | ns | |
| Read Command Hold Time Referenced to $\overline{\text{RAS}}$ | t_{RRH} | 0 | — | 0 | — | ns | 2 |
| Read Command Hold Time Referenced to $\overline{\text{CAS}}$ | t_{RCH} | 0 | — | 0 | — | ns | 2 |
| Output buffer Turn-off Delay Time from $\overline{\text{OE}}$ | t_{OEZ} | 0 | 13 | 0 | 15 | ns | 3 |
| $\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$ | t_{CHO} | 5 | — | 5 | — | ns | |

Notes 1. For read cycles, access time is defined as follows:

| Input Conditions | Access Time | Access Time from $\overline{\text{RAS}}$ |
|---|-------------------------------|--|
| $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ | $t_{\text{RAC}}(\text{MAX.})$ |
| $t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{AA}}(\text{MAX.})$ | $t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$ |
| $t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$ | $t_{\text{CAC}}(\text{MAX.})$ | $t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$ |

$t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}}(\text{MAX.})$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$ will not cause any operation problems.

- Either $t_{\text{RCH}}(\text{MIN.})$ or $t_{\text{RRH}}(\text{MIN.})$ should be met in read cycles.
- $t_{\text{OEZ}}(\text{MAX.})$ defines the time when the output achieves the condition of Hi-Z and is not referenced V_{OH} or V_{OL} .

Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Notes |
|--|--------|--------------------------|------|--------------------------|------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| \overline{WE} Hold Time Referenced to \overline{CAS} | twch | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Pulse Width | twp | 10 | — | 10 | — | ns | 1 |
| \overline{WE} Lead Time Referenced to \overline{RAS} | trwl | 15 | — | 17 | — | ns | |
| \overline{WE} Lead Time Referenced to \overline{CAS} | tcwl | 10 | — | 12 | — | ns | |
| \overline{WE} Setup Time | twcs | 0 | — | 0 | — | ns | 2 |
| \overline{OE} Hold Time | toeh | 0 | — | 0 | — | ns | |
| Data-in Setup Time | tds | 0 | — | 0 | — | ns | 3 |
| Data-in Hold Time | tdh | 10 | — | 10 | — | ns | 3 |

- Notes**
1. t_{wp(MIN.)} is applied to late write cycles or read modify write cycles. In early write cycles, t_{wch(MIN.)} should be met.
 2. If t_{wcs} ≥ t_{wcs(MIN.)}, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. t_{ds(MIN.)} and t_{dh(MIN.)} are referenced to the \overline{CAS} falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the \overline{WE} falling edge.

Read Modify Write Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|--|--------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read Modify Write Cycle Time | trwc | 133 | — | 157 | — | ns | |
| \overline{RAS} to \overline{WE} Delay Time | trwd | 87 | — | 99 | — | ns | 1 |
| \overline{CAS} to \overline{WE} Delay Time | tcwd | 32 | — | 37 | — | ns | 1 |
| Column Address to \overline{WE} Delay Time | tawd | 52 | — | 59 | — | ns | 1 |

- Note 1.** If t_{wcs} ≥ t_{wcs(MIN.)} the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t_{trwd} ≥ t_{trwd(MIN.)}, t_{tcwd} ≥ t_{tcwd(MIN.)}, t_{tawd} ≥ t_{tawd(MIN.)}, and t_{tcpwd} ≥ t_{tcpwd(MIN.)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

| Parameter | Symbol | tRAC = 60 ns | | tRAC = 70 ns | | Unit | Notes |
|---|--------|--------------|---------|--------------|---------|------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| Read / Write Cycle Time | tHPC | 25 | — | 30 | — | ns | 1 |
| $\overline{\text{RAS}}$ Pulse Width | tRASP | 60 | 125 000 | 70 | 125 000 | ns | |
| CAS Pulse Width | tHCAS | 10 | 10 000 | 12 | 10 000 | ns | |
| CAS Precharge Time | tCP | 10 | — | 10 | — | ns | |
| Access Time from $\overline{\text{CAS}}$ Precharge | tACP | — | 40 | — | 45 | ns | |
| CAS Precharge to $\overline{\text{WE}}$ Delay Time | tCPWD | 52 | — | 59 | — | ns | 2 |
| RAS Hold Time from $\overline{\text{CAS}}$ Precharge | tRHCP | 40 | — | 45 | — | ns | |
| Read Modify Write Cycle Time | tHPRWC | 66 | — | 75 | — | ns | |
| Data Output Hold Time | tDHC | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ to CAS Hold Time | tOCH | 5 | — | 5 | — | ns | |
| $\overline{\text{OE}}$ Precharge Time | tOEP | 5 | — | 5 | — | ns | |
| Output Buffer Turn-off Delay from $\overline{\text{WE}}$ | tWEZ | 0 | 13 | 0 | 15 | ns | 3,4 |
| $\overline{\text{WE}}$ Pulse Width | tWPZ | 10 | — | 10 | — | ns | 4 |
| Output Buffer Turn-off Delay from $\overline{\text{RAS}}$ | tOFR | 0 | 13 | 0 | 15 | ns | 3,4 |
| Output Buffer Turn-off Delay from $\overline{\text{CAS}}$ | tOFC | 0 | 13 | 0 | 15 | ns | 3,4 |

- Notes**
1. tHPC(MIN.) is applied to access time from $\overline{\text{CAS}}$
 2. If $t\text{WCs} \geq t\text{WCs(MIN.)}$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t\text{rWD} \geq t\text{rWD(MIN.)}$, $t\text{cWD} \geq t\text{cWD(MIN.)}$, $t\text{AWD} \geq t\text{AWD(MIN.)}$, and $t\text{CPWD} \geq t\text{CPWD(MIN.)}$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
 3. tOFC(MAX.), tOFR(MAX.) and tWEZ(MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL}.
 4. To make I/Os to Hi-Z in read cycle, it is necessary to control $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ as follows. The effective specification depends on state of each signal.
 - (1) $\overline{\text{RAS}}$, $\overline{\text{CAS}}$: Inactive (at the end of read cycle)
 - $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: active
 - tOFC is effective when $\overline{\text{RAS}}$ is inactivated before $\overline{\text{CAS}}$ is inactivated.
 - tOFR is effective when $\overline{\text{CAS}}$ is inactivated before $\overline{\text{RAS}}$ is inactivated.
 - (2) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are active or either $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ is active (in read cycle)
 - $\overline{\text{WE}}$: inactive, $\overline{\text{OE}}$: inactive ... tOZ is effective.
 - (3) Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are inactive or $\overline{\text{RAS}}$ is active and $\overline{\text{CAS}}$ is inactive (at the end of read cycle)
 - $\overline{\text{WE}}$, $\overline{\text{OE}}$: active and either tRRH or tRCH must be met... tWEZ, tWEZ are effective.




Refresh Cycle

| Parameter | Symbol | t _{RAC} = 60 ns | | t _{RAC} = 70 ns | | Unit | Note |
|---|------------------|--------------------------|------|--------------------------|------|------|------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| $\overline{\text{CAS}}$ Setup Time | t _{CSR} | 5 | — | 5 | — | ns | |
| $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh) | t _{CHR} | 10 | — | 10 | — | ns | |
| $\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time | t _{RPC} | 5 | — | 5 | — | ns | |
| $\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle) | t _{WHR} | 15 | — | 15 | — | ns | |

Timing Chart
Please refer to Timing Chart 1, page 365.

Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



| ITEM | MILLIMETERS | INCHES |
|------|-------------|---|
| A | 133.35±0.13 | 5.25±0.008 |
| B | 11.43 | 0.450 |
| C | 36.83 | 1.450 |
| D | 6.35 | 0.250 |
| D1 | 2.0 | 0.079 |
| D2 | 3.125 | 0.1230 |
| E | 54.61 | 2.150 |
| G | 6.35 | 0.250 |
| H | 1.27 (T.P.) | 0.05 (T.P.) |
| I | 8.89 | 0.350 |
| J | 23.495 | 0.925 |
| K | 42.18 | 1.661 |
| L | 17.78 | 0.7000 |
| M | 25.4±0.13 | 1.000±0.008 |
| N | 9.0 MAX. | 0.355 MAX. |
| P | 1.0 | 0.039 |
| Q | R 2.0 | R 0.079 |
| R | 4.0±0.1 | 0.157 ^{+0.005} _{-0.004} |
| S | ∅3.0 | ∅0.118 |
| T | 1.27±0.1 | 0.05±0.004 |
| U | 4.0 MIN. | 0.157 MIN. |
| V | 0.25 MAX. | 0.010 MAX. |
| W | 1.0±0.05 | 0.039 ^{+0.003} _{-0.002} |
| X | 2.54±0.10 | 0.100±0.004 |
| Y | 3.0 MIN. | 0.118 MIN. |
| Z | 3.0 MIN. | 0.118 MIN. |

M168S-50A7