

CRYSTAL OSCILLATOR (SPXO)
OUTPUT : LV-PECL, LVDS



Product Number
SG3225EEN: X1G005221xxxx00 (fo ≤ 200 MHz)
 X1G005511xxxx00 (fo > 200 MHz)
SG5032EEN: X1G005531xxxx00
SG7050EEN: X1G005131xxxx00 (fo ≤ 200 MHz)
 X1G005551xxxx00 (fo > 200 MHz)
SG3225VEN: X1G005351xxxx00 (fo ≤ 200 MHz)
 X1G005521xxxx00 (fo > 200 MHz)
SG5032VEN: X1G005541xxxx00
SG7050VEN: X1G005331xxxx00 (fo ≤ 200 MHz)
 X1G005561xxxx00 (fo > 200 MHz)

SG3225 / 5032 / 7050EEN
SG3225 / 5032 / 7050VEN

- Frequency range : 25 MHz to 500 MHz
- Supply voltage : 2.5 V Typ. / 3.3 V Typ.
- Output : LV-PECL or LVDS
- Function : Output enable (OE)
- Phase jitter : 50 fs Typ. (fo = 156.25 MHz, LV-PECL)
- Operating temperature : -40 C to +105 C



Specifications (characteristics)

Item	Symbol	Specifications		Conditions / Remarks
		LV-PECL SG3225EEN / SG5032EEN / SG7050EEN	LVDS SG3225VEN / SG5032VEN / SG7050VEN	
Output frequency range	fo	25 MHz to 500 MHz 200.1 MHz to 500 MHz		Except for SG5032EEN / SG5032VEN / SG5032VEN Please contact us for available frequencies.
Supply voltage	V _{cc}	D: 2.5 V ± 0.125 V, C: 3.3 V ± 0.165 V		
Storage temperature	T _{stg}	-55 C to +125 C		
Operating temperature	T _{use}	G: -40 C to +85 C, H: -40 C to +105 C		
Frequency tolerance	f _{tol}	D: ±25 × 10 ⁻⁶ Max.		Includes initial frequency tolerance, temperature variation, supply voltage change and 5 years aging (+25 °C) Includes initial frequency tolerance, temperature variation, supply voltage change and 10 years aging (+25 °C) Refer to figure *1
		J: ±50 × 10 ⁻⁶ Max.		
		L: ±100 × 10 ⁻⁶ Max.		
Current consumption	I _{cc}	60 mA Max.	25 mA Max.	OE = V _{cc} , L ECL = 50 Ω or L LVDS = 100 Ω
Disable current	I _{dis}	25 mA Max.	15 mA Max.	OE = GND
Symmetry	SYM	45 % to 55 %		At output crossing point
Output voltage (LV-PECL)	V _{OH}	V _{cc} - 1.1 V Min.	-	DC characteristics
	V _{OL}	V _{cc} - 1.5 V Max.	-	
Output voltage (LVDS)	V _{OD}	-	250 mV to 450 mV	DC characteristics
	dV _{OD}	-	50 mV Max.	
	V _{OS}	-	1.15 V to 1.35 V	
	dV _{OS}	-	50 mV Max.	
Output load condition	L ECL	50 Ω	-	Terminated to V _{cc} - 2.0 V
	L LVDS	-	100 Ω	Connected between OUT to OUT
Input voltage	V _{IH}	70 % V _{cc} Min.		OE terminal
	V _{IL}	30 % V _{cc} Max.		
Rise/Fall times	tr / tf	0.35 ns Max.	0.3 ns Max.	V _{cc} = 2.5 V, 25 MHz ≤ fo ≤ 200 MHz All other
		0.3 ns Max.		
Startup time	t _{str}	10 ms Max.		Time at minimum supply voltage to be 0 s

Phase Jitter


Product Name	100 MHz	125 MHz	156.25 MHz	200 MHz	312.5 MHz	491.52 MHz	Conditions
SG3225EEN / SG5032EEN / SG7050EEN	75 fs Typ.	60 fs Typ.	50 fs Typ.	40 fs Typ.	30 fs Typ.	20 fs Typ.	Offset frequency: 12 kHz to 20 MHz
SG3225VEN / SG5032VEN / SG7050VEN	90 fs Typ.	70 fs Typ.	60 fs Typ.	50 fs Typ.	40 fs Typ.	30 fs Typ.	

Product Name SG3225 EEN 156.250000MHz C D G A (ⓄⓄ: Unavailable code DH, DG and JH at fo > 200 MHz, Refer to figure *1)

- (Standard form) ① ② ③ ④⑤⑥⑦
 ①Model ②Output (E: LV-PECL, V: LVDS) ③Frequency ④Supply voltage
 ⑤Frequency tolerance ⑥Operating temperature ⑦Internal identification code("A" is default)


④ Supply voltage	⑤ Frequency tolerance	⑥ Operating temperature
C 3.3 V Typ.	D ±25 × 10 ⁻⁶	G -40 to +85 C
D 2.5 V Typ.	J ±50 × 10 ⁻⁶	H -40 to +105 C
	L ±100 × 10 ⁻⁶	

*1 : Maximum T_{use} of operating range



External dimensions

(Unit:mm)



Note:
 OE pin = HIGH or "Open": Specified frequency output.
 OE pin = LOW: Output is high impedance

Footprint (Recommended)

(Unit:mm)

