


**NEC®****DUAL EXCLUSIVE OR/NOR GATE****UPG710B  
UPG710P****FEATURES**

- LOGIC LEVELS AND SUPPLY VOLTAGES ARE ECL COMPATIBLE
- ULTRAHIGH SPEED OPERATION (Maximum Clock Frequency is typically 2.5 GHz)
- HERMETICALLY SEALED PACKAGE ASSURES HIGH RELIABILITY

**OUTLINE DIMENSIONS** (Units in mm)**OUTLINE H16****ABSOLUTE MAXIMUM RATINGS** ( $T_A = 25^\circ\text{C}$ )

SYMBOLS	PARAMETERS	UNITS	RATINGS
V <sub>DD</sub>	Supply Voltage	V	+4
V <sub>SS1</sub>	Supply Voltage	V	V <sub>DD</sub> - 4
V <sub>SS2</sub>	Supply Voltage	V	-8
V <sub>IN</sub>	Input Voltage	V	V <sub>DD</sub> - V <sub>SS2</sub>
T <sub>STG</sub>	Storage Temperature	°C	-65 to +175
T <sub>c</sub>	Operating Case Temperature	°C	-40 to +125


**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ )

PART NUMBER PACKAGE OUTLINE		UPG710B, UPG710P H16			
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	
I <sub>SS2</sub>	Supply Current at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	mA		230	
V <sub>OH</sub> <sup>1</sup>	High Level Output Voltage at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	V	-1	-0.8	-0.6
V <sub>OL</sub> <sup>1</sup>	Low Level Output Voltage at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	V	-2	-1.8	-1.6
f <sub>MAX</sub>	Maximum Clock Frequency at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	Gb/s	2	2.5	3
t <sub>PD</sub>	Propagation Delay at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	ps		360	500
t <sub>R</sub> <sup>2</sup>	Output Rise Time at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	pS		110	200
t <sub>F</sub> <sup>2</sup>	Output Fall Time at V <sub>DD</sub> = 0 V, V <sub>SS1</sub> = -2 V, V <sub>SS2</sub> = -5.2 V	pS		110	200


**Notes:**

1. The V<sub>OH</sub> and V<sub>OL</sub> values are measured when the output and V<sub>TT</sub> are connected with a 50 Ω load to V<sub>TT</sub>.
2. The time from 20% to 80% (t<sub>R</sub>), 80% to 20% (t<sub>F</sub>) of the output voltage.


## LOGIC DIAGRAM



## CHIP DIMENSIONS (Units in $\mu\text{m}$ )



## UPG710B CONNECTION DIAGRAM



PIN NUMBER	CONNECTION	PIN NUMBER	CONNECTION
1	EXNOR2	9	INA1
2	EXOR2	10	INB1
3	VCSB2	11	VCSB1
4	EXNOR1	12	INA2
5	EXOR1	13	INB2
6	VSS2	14	VSS1
7	VDD	15	VDD
8	VSS1	16	VSS2

## HANDLING PRECAUTIONS

- 1) There are multiple power supplies for this device. Careful selection of clean output power supplies is necessary to achieve best performances.
- 2) The metallized section on the back surface of the package, which used as a heat sink, is shared with VSS2 terminal ( $VSS = -5.2$  normally). Do not ground the metallized section to GND (0 V) in order to prevent short circuit with  $VDD = 0$  V normally on some other terminals.
- 3) When handling the device a ground strap should be used to prevent Electric Static Discharge (ESD) that can damage the GaAs MES FETs in the IC.