

TMC216K/TMC217K



CMOS Multiplier

16 x 16 Bit, 35, 45, 60ns

The TRW TMC216K and TMC217K are high-speed 16 x 16 bit parallel multipliers which operate at minimum cycle times of 35, 45 and 60ns (28.6, 22.2 and 16.7MHz).

The individually clocked output registers of the TMC216K maximize system throughput and simplify interfacing. These registers are positive-edge-triggered D-type flip-flops.

The TMC217K has a single clock input and makes use of three register enables which control the X and Y input registers and the Most Significant Product (MSP) and Least Significant Product (LSP) output registers. This allows the TMC217K to excel in microprogrammed systems.

In both devices, the LSP shares a bidirectional port with the Y input and is also available multiplexed at the MSP output. All outputs are three-state.

The TMC216K is pin and function compatible with the TRW TMC216H and MPY016K. The TMC217K is pin and function compatible with the LMU17/217, IDT7217 and AM29517.


Features

- Fully TTL Compatible
- 35, 45, 60ns Multiply Times (Worst Case)
- Low Power CMOS Technology
- Single +5V Power Supply
- Output Registers Can Be Made Transparent
- Three-State Outputs
- Two's Complement, Unsigned Magnitude, Or Mixed Mode Multiplication
- Available In 68 Pin Grid Array And 68 Lead Plastic J-Leaded Chip Carriers
- Available In Commercial And MIL-STD-883C Grades


Applications

- Array Processors
- Video Processors
- Radar Signal Processors
- FFT Processors
- General Purpose Digital Signal Processors
- Microcomputer/Minicomputer Accelerators

TMC216K Functional Block Diagram



TMC217K Functional Block Diagram



Functional Description

General Information

The TMC216K/TMC217K have three functional sections: input registers, an asynchronous multiplier array, and output registers. The input registers store the two 16-bit numbers which are to be multiplied and the instruction which controls the output rounding. The rounding control is used when a single-word output is desired. Each input operand is stored independently, simplifying multiplication by a constant. The asynchronous multiplier array is a network of AND gates and adders, designed to handle two's complement or unsigned magnitude numbers. The output registers hold the product as two 16-bit words, the Most Significant Product (MSP) and the Least Significant Product (LSP). Three-state output drivers allow the TMC216K/TMC217K to be used on a bus, or allow the Y input, least and most significant outputs to be multiplexed over the same 16-bit input/output lines. The Least Significant Product (LSP) is multiplexed with the Y input.

Power

The TMC216K/TMC217K operate from a single +5 Volt supply. All power and ground lines must be connected. Note that the TMC216K is pin and function compatible with the MPY016K.

Data Inputs

The TMC216K/TMC217K have two 16-bit two's complement or unsigned magnitude data inputs, labeled X and Y. The Most Significant Bits (MSBs), denoted X_{15} and Y_{15} , carry the sign information for the two's complement notation. The remaining bits are denoted X_0 through X_{14} and Y_0 through Y_{14} (with X_0 and Y_0 the Least Significant Bits). The input and output formats for fractional two's complement, fractional unsigned magnitude, fractional mixed mode, integer two's complement, integer unsigned magnitude, and integer mixed mode notation are shown in *Figures 1 through 6*, respectively. The Y inputs are multiplexed with the LSP outputs, and hence can only be used when the TRIL control is in a HIGH state.

Data Outputs

The TMC216K/TMC217K have a 32-bit two's complement or unsigned magnitude output which is the product of the two input data values. This output is divided into

two 16-bit output words, the Most Significant Product (MSP) and Least Significant Product (LSP). The Most Significant Bit (MSB) of both the MSP and the LSP is the sign bit if fractional two's complement notation is used ($TCX=TCY=1$, $RS=0$). The input and output formats for fractional two's complement, fractional unsigned magnitude, fractional mixed mode, integer two's complement, integer unsigned magnitude, and integer mixed mode notation are shown in *Figures 1 through 6*, respectively.

The LSP output can be taken from the Y input pins only when TRIL is LOW. Care must be taken to enable these shared input lines only at the proper time. For an output from the MSP lines to be read, the TRIM control must be LOW.

When \overline{MSPSEL} is HIGH the LSP is available at the dedicated pins which provide the MSP when \overline{MSPSEL} is LOW.

RS is an output format control. A HIGH on RS deletes the sign bit from the LSP and shifts the MSP down one bit. This is mandatory for unsigned magnitude, mixed mode, or integer two's complement operation.

Clocks

The TMC216K has four clock lines, one for each input register and one for each product register. Data and format controls present at the inputs of the registers are loaded into the registers on the rising edge of the appropriate clock.

The RND input of the TMC216K is registered on the rising edge of the logical OR of CLK X and CLK Y. Special attention to the clock signals is required if normally HIGH clock signals are used. TRW recommends the use of normally LOW clocks.

The TMC217K will load all enabled registers on the rising edge of its single clock (CLK).

The RND input of the TMC217K is registered on the rising edge of CLK if and only if the logical NAND of \overline{ENY} and \overline{ENX} is HIGH.

Controls

The TMC216K and TMC217K both have these seven control lines:

FT Feedthrough. A control line which makes the output register transparent if it is HIGH.

$\overline{\text{MSPSEL}}$ Output Multiplexer Control. When this control is LOW, the MSP is available for output at the dedicated output port, and the LSP is available at the Y-input/LSP output port. (Identical function to TMC216H and MPY016H.) When $\overline{\text{MSPSEL}}$ is HIGH, the LSP is available at both ports, and the MSP is not available.

TRIM, TRIL Three-state enable lines for the MSP and the LSP. The output driver is in the high-impedance state when TRIM or TRIL is HIGH, and enabled when the appropriate control is LOW. TRIM is equivalent to $\overline{\text{OEP}}$ and TRIL is equivalent to $\overline{\text{OEL}}$ on other devices.

RS Register Shift. RS is an output format control. A HIGH level on RS deletes the sign bit from the LSP and shifts the MSP down one bit. This is mandatory for unsigned magnitude, mixed mode, and two's complement integer operations. RS is also called $\overline{\text{FA}}$ on similar devices.

RND Round. When RND is HIGH, a one is added to the MSB of the LSP. Note that this bit depends on the state of the RS control. If RS is LOW when RND is HIGH, a one will be added to the 2^{-16} bit (P_{14}). If RS is HIGH when RND is HIGH, a one will be added to the 2^{-15} bit (P_{15}). In either case, the LSP output will reflect this addition when RND is HIGH. Note also that rounding always occurs in the positive direction; in some systems this may introduce a systematic bias.

TCX, TCY Control how the device interprets data on the X and Y inputs. A HIGH on TCX or TCY forces the TMC216H to consider the appropriate input as a two's complement number, while a LOW forces the TMC216H to consider the appropriate input as a magnitude only number. TCX and TCY are called X_M and Y_M on similar devices.

FT, RS, TRIM, and TRIL are not registered. The TCX input is registered, and clocked in at the rising edge of the X clock signal, CLK X. The TCY input is also registered, and clocked in at the rising edge of the Y clock signal, CLK Y. The RND input is registered, and clocked in at the rising edge of the logical OR of both CLK X and CLK Y. Special attention to the clock signals is required if normally HIGH clock signals are used. Problems with loading these control signals can be avoided by the use of normally LOW clocks.

The TMC217K has three additional control lines:

$\overline{\text{ENX}}$ X-Register Enable. When $\overline{\text{ENX}}$ is LOW, the X-register is enabled; X-input data and TCX will be latched on the rising edge of CLK. When $\overline{\text{ENX}}$ is HIGH, the X-register value is unchanged.

$\overline{\text{ENY}}$ Y-Register Enable. When $\overline{\text{ENY}}$ is LOW, the Y-register is enabled; Y-input data and TCY will be latched on the rising edge of CLK. When $\overline{\text{ENY}}$ is HIGH, the Y-register value is unchanged.

$\overline{\text{ENP}}$ Product Register Enable. When $\overline{\text{ENP}}$ is LOW, both MSP and LSP product registers are enabled and data from the format adjust section of the multiplier will be loaded on the rising edge of CLK. When $\overline{\text{ENP}}$ is HIGH, the product register values are unchanged.

Package Interconnections

Signal Type	Signal Name	Function	Value	G8, H8 Package Pins	R1 Package Pins
Power	V _{DD}	Positive Supply Voltage	+ 5.0V	F10, G11	1, 68
	GND	Ground	0.0V	H11, G10	2, 3
Data Inputs	X ₁₅	X Data MSB	TTL	D11	63
	X ₁₄		TTL	C10	62
	X ₁₃		TTL	C11	61
	X ₁₂		TTL	B10	59
	X ₁₁		TTL	A10	58
	X ₁₀		TTL	B10	57
	X ₉		TTL	B9	56
	X ₈		TTL	B8	55
	X ₇		TTL	A8	54
	X ₆		TTL	B7	53
	X ₅		TTL	A7	52
	X ₄		TTL	B6	51
	X ₃		TTL	A6	50
	X ₂		TTL	B5	49
	X ₁		TTL	A5	48
	X ₀	X Data LSB	TTL	B4	47
	Y ₁₅	Y Data MSB	TTL	J1	27
	Y ₁₄		TTL	J2	28
	Y ₁₃		TTL	H1	29
	Y ₁₂		TTL	H2	30
	Y ₁₁		TTL	G1	31
	Y ₁₀		TTL	G2	32
	Y ₉		TTL	F1	33
	Y ₈		TTL	F2	34
Y ₇		TTL	E1	35	
Y ₆		TTL	E2	36	
Y ₅		TTL	D1	37	
Y ₄		TTL	D2	38	
Y ₃		TTL	C1	39	
Y ₂		TTL	C2	40	
Y ₁		TTL	B1	41	
Y ₀	Y Data LSB	TTL	B2	42	
Clocks	CLK X	Clock, Data Input X (TMC216K)	TTL	D10	64
	CLK Y	Clock, Data Input Y (TMC216K)	TTL	A3	44
	CLK L	Clock, LSP Register (TMC216K)	TTL	B3	45
	CLK M	Clock, MSP Register (TMC216K)	TTL	K10	8
	CLK	Clock (TMC217K)	TTL	B3	45

Package Interconnections (cont.)

Signal Type	Signal Name	Function	Value	G8, H8 Package Pins ^{1,2}	R1 Package Pins ^{1,2}
Data Outputs	P ₃₁	Product MSB, MSP MSB	TTL	L9 (N/A)	10 (N/A)
	P ₃₀		TTL	K9 (N/A)	11 (N/A)
	P ₂₉		TTL	L8 (N/A)	12 (N/A)
	P ₂₈		TTL	K8 (N/A)	13 (N/A)
	P ₂₇		TTL	L7 (N/A)	14 (N/A)
	P ₂₆		TTL	K7 (N/A)	15 (N/A)
	P ₂₅		TTL	L6 (N/A)	16 (N/A)
	P ₂₄		TTL	K6 (N/A)	17 (N/A)
	P ₂₃		TTL	L5 (N/A)	18 (N/A)
	P ₂₂		TTL	K5 (N/A)	19 (N/A)
	P ₂₁		TTL	L4 (N/A)	20 (N/A)
	P ₂₀		TTL	K4 (N/A)	21 (N/A)
	P ₁₉		TTL	L3 (N/A)	22 (N/A)
	P ₁₈		TTL	K3 (N/A)	23 (N/A)
	P ₁₇		TTL	L3 (N/A)	24 (N/A)
	P ₁₆	MSP LSB	TTL	K2 (N/A)	25 (N/A)
	P ₁₅	LSP MSB	TTL	J1 (L9)	27 (10)
	P ₁₄		TTL	J2 (K9)	28 (11)
	P ₁₃		TTL	H1 (L8)	29 (12)
	P ₁₂		TTL	H2 (K8)	30 (13)
	P ₁₁		TTL	G1 (L7)	31 (14)
	P ₁₀		TTL	G2 (K7)	32 (15)
	P ₉		TTL	F1 (L6)	33 (16)
	P ₈		TTL	F2 (K6)	34 (17)
	P ₇		TTL	E1 (L5)	35 (18)
	P ₆		TTL	E2 (K5)	36 (19)
	P ₅		TTL	D1 (L4)	37 (20)
	P ₄		TTL	D2 (K4)	38 (21)
	P ₃		TTL	C1 (L3)	39 (22)
	P ₂		TTL	C2 (K3)	40 (23)
	P ₁		TTL	B1 (L2)	41 (24)
	P ₀	Product LSB, LSP LSB	TTL	B2 (K2)	42 (25)
Controls	RND	Round Control	TTL	E11	65
	TCX	X Input Two's Complement (X_M)	TTL	E10	66
	TCY	Y Input Two's Complement (Y_M)	TTL	F11	67
	FT	Output Register Feedthrough (FA Or FA)	TTL	J11	5
	RS	Output Register Shift	TTL	J10	6
	$\overline{\text{MSPSEL}}$	Output Multiplexer Control	TTL	H10	4
	TRIM	MSP Three-State Control ($\overline{\text{OEP}}$)	TTL	K11	7
	TRIL	LSP Three-State Control ($\overline{\text{OEL}}$)	TTL	A4	46
	$\overline{\text{ENX}}$	X-Register Enable (TMC217K)	TTL	D10	64
	$\overline{\text{ENY}}$	Y-Register Enable (TMC217K)	TTL	A3	44
	$\overline{\text{ENP}}$	Product Register Enable (TMC217K)	TTL	K10	8
Not Connected	NC	No Internal Connection	Open	A2, B11, K1, L10	9, 26, 43, 60

- Notes: 1. Pin numbers are for $\overline{\text{MSPSEL}}$ =LOW Pin numbers for $\overline{\text{MSPSEL}}$ =HIGH are in parenthesis.
 2. N/A=Not Available.

Figure 1. Fractional Two's Complement Notation




Figure 2. Fractional Unsigned Magnitude Notation




Figure 3. Fractional Mixed Mode Notation




Figure 4. Integer Two's Complement Notation




Figure 5. Integer Unsigned Magnitude Notation




Figure 6. Integer Mixed Mode Notation




Figure 7. Timing Diagram, Clocked Mode




Figure 8. Timing Diagram, Unclocked Mode (FT= HIGH)




Figure 9. Timing Diagram, Both Modes




Figure 10. Equivalent Input Circuit




Figure 11. Equivalent Output Circuit




Figure 12. Test Load




Figure 13. Transition Levels for Three-State Measurements





Figure 14. Transition Levels for Timing Measurements



Absolute maximum ratings (beyond which the device may be damaged) ¹

Supply Voltage	8.0V
Input Voltage	-0.5 to (V _{DD} + 0.5)V
Outputs Applied Voltage	-0.5 to (V _{DD} + 0.5)V
Temperature	
Operating, junction	+175°C
Lead, soldering (10 seconds)	+300°C
Storage	-65 to +150°C

- Notes:
1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
 2. Applied voltages are measured with respect to GND.

Reliability Information

Θ _{JA} , G8 Package	43°C/W
Θ _{JC} , G8 Package	10°C/W
Gate Count	4500 Gates
Maximum Package Power Dissipation at +125°C, G8 Package	1.17W
ESD Classification (883 Devices)	Class 1

Operating conditions

Parameter		Temperature Range				Units
		Commercial		Military		
		Min	Max	Min	Max	
V _{DD}	Supply Voltage	4.75	5.25	4.5	5.5	V
t _{PWL}	Clock Pulse Width, LOW	35ns	10			ns
		45ns	15	15		ns
		60ns		20		ns
t _{PWH}	Clock Pulse Width, HIGH	35ns	10			ns
		45ns	15	15		ns
		60ns		20		ns
t _S	Input Setup Time; X, Y and RND Inputs	35ns	15			ns
		45ns	18	18		ns
		60ns		20		ns
t _H	Input Hold Time; X, Y and RND Inputs	Commercial (C Grade)	2			ns
		MIL-883C (V Grade)		3		ns
V _{IL}	Input Voltage, Logic LOW	2.0		2.2 ¹		V
V _{IH}	Input Voltage, Logic HIGH		0.8		0.8 ²	V
T _A	Ambient Temperature	0	70	-55	+125	°C

- Notes:
1. V_{DD} = Max
 2. V_{DD} = Min

DC characteristics within specified operating conditions ¹

Parameter	Test Conditions	Temperature Range				Units
		Commercial		Military		
		Min	Max	Min	Max	
I_{DDQ} Supply Current, Quiescent	$V_{DD} = \text{Max}$, $V_{IN} = V_{DD}$ or GND, Outputs Open		500		500	μA
I_{DDO} Supply Current, Operating ²	$V_{DD} = \text{Max}$, $V_{IN} = V_{DD}$ or GND, $f = 1.0\text{MHz}$		7.0		7.0	mA
I_I Digital Input Current	$V_{DD} = \text{Max}$, $V_{IN} = V_{DD}$ or GND	-10	+10	-10	+10	μA
V_{OL} Output Voltage, Logic LOW	$I_{OL} = +4.0\text{mA}$		0.4		0.4 ²	V
V_{OH} Output Voltage, Logic HIGH	$I_{OH} = -400\mu\text{A}$	2.6		2.6 ³		V
I_{OZ} Output Leakage Current	$V_{DD} = \text{Max}$, $V_{OUT} = V_{DD}$ or GND	-10	10	-10	10	μA
C_I Input Capacitance	$f = 1.0\text{MHz}$, $T_A = 25^\circ\text{C}$		15 ⁴		15 ⁵	pF
C_O Output Capacitance	$f = 1.0\text{MHz}$, $T_A = 25^\circ\text{C}$		10 ⁴		10 ⁵	pF
$C_{I/O}$ I/O Capacitance	$f = 1.0\text{MHz}$, $T_A = 25^\circ\text{C}$		10 ⁴		10 ⁵	pF

- Notes:
- $V_{DD} = 5.0\text{V} + 5\%$, $T_A = 0^\circ$ to 70°C (TMC216K-C) or $T_A = -55^\circ$ to $+125^\circ\text{C}$ (TMC216K-V).
 - Supply current is proportional to f_{CLK} , typically 5mA per MHz.
 - $V_{DD} = 4.5\text{V}$
 - Typical.
 - $V_{DD} = \text{Open}$

Switching characteristics within specified operating conditions ¹

Parameter	Test Conditions	Temperature Range				Units
		Commercial		Military		
		Min	Max	Min	Max	
t_{MC} Multiply Time, Clocked	-35		35			ns
	-45		45		45	ns
	-60				60	ns
t_{MUC} Multiply Time, Unclocked	-35		55			ns
	-45		70		70	ns
	-60				90	ns
t_D Output Delay, Clock to P or Y	-35		22			ns
	-45		25		25	ns
	-60				30	ns
t_{PDSEL} Output Delay, MSPSEL to P	-35		22			ns
	-45		25		25	ns
	-60				30	ns

- Note: 1. $V_{DD} = 5.0\text{V} + 5\%$, $T_A = 0^\circ$ to 70°C (TMC216K-C) or $T_A = -55^\circ$ to $+125^\circ\text{C}$ (TMC216K-V).

Switching characteristics within specified operating conditions ¹ (cont.)

Parameter	Test Conditions	Temperature Range				Units
		Commercial		Military		
		Min	Max	Min	Max	
t _{ENA} Three-State Output Enable Delay	Loading per Figure 12 500Ω, 40pF, V _I = 1.5V Transition measured at ±200mV from steady-state voltage.		22			ns
		-35		25	25	ns
		-60			30	ns
t _{DIS} Three-State Output Disable Delay	Loading per Figure 12 500Ω, 40pF, V _I = 1.5V Transition measured at ±200mV from steady-state voltage.		22			ns
		-35		25	25	ns
		-60			30	ns
t _{HCL} ² Clock LOW Hold Time, CLK X/CLK Y	Relative to CLK M/CLK L ³ Loading per Figure 12 500Ω, 40pF, V _I = 2.4V Input Levels = 0.0 and 3.0V t _R = t _F = 1ns.	0		0		ns
t _{SE} ⁴ Clock Enable Setup Time	Loading per Figure 12 500Ω, 40pF, V _I = 2.4V Input Levels = 0.0 and 3.0V t _R = t _F = 1ns.	15		15		ns
t _{HE} ⁴ Clock Enable Hold Time	Loading per Figure 12 500Ω, 40pF, V _I = 2.4V Input Levels = 0.0 and 3.0V t _R = t _F = 1ns.	2		2		ns
t _R Output Rise Time	From 0.8V to 2.0V		8		10	ns
t _F Output Fall Time	From 2.0V to 0.8V		8		10	ns

- Notes:
1. V_{DD} = 5.0V ± 5%, T_A = 0° to 70°C (TMC216K-C) or T_A = -55° to +125°C (TMC216K-V).
 2. TMC216K only.
 3. To ensure the correct product is entered in the output registers, new data may not be entered into the input registers before the output registers have been clocked.
 4. TMC217K only.

Application Notes

Mixed Mode Multiplication

There are several applications in which mixed mode multiplication may be advantageous. For example, inputs to a digital signal processor are often generated as unsigned magnitude numbers (e.g., data from an analog-to-digital converter). These numbers are effectively all positive values. In contrast, filter coefficients must often be negative. As a result, either the unsigned magnitude data must be converted to two's complement notation (which requires an additional bit), or the multiplier must be capable of mixed mode operation. The TMC216K and TMC217K provide this capability by independently specifying the mode of the multiplicand (X) and the

multiplier (Y) on the TCX and TCY pins. No additional circuitry is required and the resulting product is in two's complement notation.

Multiplication by a Constant

Multiplication by a constant only requires that the constant be loaded into the desired input register, and that the selected register not be loaded again until a new constant is desired. The multiply cycle then consists simply of loading new data and strobing the output register.

Selection of Numeric Format

Essentially, the difference between integer, mixed, and fractional notation in system design is only conceptual. For example, the TMC216K and TMC217K do not differentiate between this operation:

$$6 \times 2 = 12$$

and this operation:

$$(6/8) \times (2/8) = 12/64.$$

The difference lies only in constant scale factors (in this case, a factor of 8 in the multiplier and multiplicand and a factor of 64 in the product). However, these scale factors do have implications for hardware design. Because common design practice assigns a fixed value to any given line (and input and output signals often share the same line), the scale factors determine the connection of the output pins of any multiplier in a system. As a result, only two choices are normally made: integer and fractional notation. If integer notation is used, the Least Significant Bits of the multiplier, multiplicand, and product all have the same value. If fractional notation is used, the Most Significant Bits of the multiplier, multiplicand, and product all have the same value. These formats are illustrated in detail in *Figures 1 through 6*.

Register Shift (RS) Control

In two's complement notation, the acceptable range of values for a given word size is not the same for positive and negative numbers. The largest negative number is one LSB larger than the largest positive number. This is

true for either fractional or integer notation. A problem can arise when the largest representable negative number is multiplied by itself. This should give a positive number of the same magnitude. However, the largest representable positive number is one LSB less than this value. As a result, this product cannot be correctly represented without using one additional output bit. The TMC216K and TMC217K have a Register Shift (RS) control that permits shifting of the result to provide a correct answer for every two's complement multiplication. When RS is active, the value of all bits in the MSP is doubled (i.e., shifted left one position), which provides the capability to represent the largest possible product. The MSB of the Least Significant Product is changed from a duplicate of the sign bit to the necessary bit to fill in the output word. The effects of this control are illustrated in *Figures 1 and 4*. Note that for unsigned magnitude operation, the RS control must be HIGH.


Output Register Transparent Mode

If the FT input is HIGH, the output register is made transparent: i.e., the product will appear at the output drivers as it is generated internally. The clock for the product registers (CLK L, CLK M, TMC216K) is not required in this mode of operation. The clocks for the product registers should be tied HIGH or LOW. The transparent mode is rarely used as it is much slower than the registered mode. It is essentially a special-purpose mode of operation.

Pin Assignments


68 Pin Ceramic (G8) or Plastic (H8) Pin Grid Arrays

Pin	Name	Pin	Name	Pin	Name	Pin	Name
A2	NC	B9	X ₁₀	F10	V _{DD}	K4	P ₂₀ , P ₄
A3	CLK Y ($\overline{\text{ENY}}$)	B10	X ₁₂	F11	TCY	K5	P ₂₂ , P ₆
A4	TRIL	B11	NC	G1	Y ₁₁ , P ₁₁	K6	P ₂₄ , P ₈
A5	X ₁	C1	Y ₃ , P ₃	G2	Y ₁₀ , P ₁₀	K7	P ₂₆ , P ₁₀
A6	X ₃	C2	Y ₂ , P ₂	G10	GND	K8	P ₂₈ , P ₁₂
A7	X ₅	C10	X ₁₄	G11	V _{DD}	K9	P ₃₀ , P ₁₄
A8	X ₇	C11	X ₁₃	H1	Y ₁₃ , P ₁₃	K10	CLK M ($\overline{\text{ENP}}$)
A9	X ₉	D1	Y ₅ , P ₅	H2	Y ₁₂ , P ₁₂	K11	TRIM
A10	X ₁₁	D2	Y ₄ , P ₄	H10	$\overline{\text{MSPSEL}}$	L2	P ₁₇ , P ₁
B1	Y ₁ , P ₁	D10	CLK X ($\overline{\text{ENX}}$)	H11	GND	L3	P ₁₉ , P ₃
B2	Y ₀ , P ₀	D11	X ₁₅	J1	Y ₁₅ , P ₁₅	L4	P ₂₁ , P ₅
B3	CLK L (CLK)	E1	Y ₇ , P ₇	J2	Y ₁₄ , P ₁₄	L5	P ₂₃ , P ₇
B4	X ₀	E2	Y ₆ , P ₆	J10	RS	L6	P ₂₅ , P ₉
B5	X ₂	E10	TCX	J11	FT	L7	P ₂₇ , P ₁₁
B6	X ₄	E11	RND	K1	NC	L8	P ₂₉ , P ₁₃
B7	X ₆	F1	Y ₉ , P ₉	K2	P ₁₆ , P ₀	L9	P ₁₅ , P ₃₁
B8	X ₈	F2	Y ₈ , P ₈	K3	P ₁₈ , P ₂	L10	NC



G8.68PIN

Pin Assignments



Ordering Information


Product Number	Temperature Range	Screening	Package	Package Marking
TMC216KG8V45	EXT:T _A = -55°C to 125°C	MIL-STD-883C	68 Pin Ceramic Pin Grid Array	216KG8V45
TMC216KG8V60	EXT:T _A = -55°C to 125°C	MIL-STD-883C	68 Pin Ceramic Pin Grid Array	216KG8V60
TMC216KH8C35	STD:T _A = 0°C to 70°C	Commercial	68 Pin Plastic Pin Grid Array	216KH8C35
TMC216KH8C45	STD:T _A = 0°C to 70°C	Commercial	68 Pin Plastic Pin Grid Array	216KH8C45
TMC216KR1C35	STD:T _A = 0°C to 70°C	Commercial	68 Lead Plastic J-Leaded Chip Carrier	216KR1C35
TMC216KR1C45	STD:T _A = 0°C to 70°C	Commercial	68 Lead Plastic J-Leaded Chip Carrier	216KR1C45
TMC217KG8V45	EXT:T _A = -55°C to 125°C	MIL-STD-883C	68 Pin Ceramic Pin Grid Array	217KG8V45
TMC217KG8V60	EXT:T _A = -55°C to 125°C	MIL-STD-883C	68 Pin Ceramic Pin Grid Array	217KG8V60
TMC217KH8C35	STD:T _A = 0°C to 70°C	Commercial	68 Pin Plastic Pin Grid Array	217KH8C35
TMC217KH8C45	STD:T _A = 0°C to 70°C	Commercial	68 Pin Plastic Pin Grid Array	217KH8C45
TMC217KR1C35	STD:T _A = 0°C to 70°C	Commercial	68 Lead Plastic J-Leaded Chip Carrier	217KR1C35
TMC217KR1C45	STD:T _A = 0°C to 70°C	Commercial	68 Lead Plastic J-Leaded Chip Carrier	217KR1C45

All parameters in this specification are guaranteed by design, characterization, sample testing or 100% testing, as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Life Support Policy – TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages.

G8 Package 68 Pin Grid Array



- Notes:
1. Pin one identifier shall be within shaded area shown.
 2. Dimension M: defines matrix size.
 3. Dimension N: defines pin count.
 4. Controlling dimension: inch.
 5. Optional (TRW option) index pin.



Dimensions

Sym	Inches (Millimeters)		Notes
	Min	Max	
A	.080 (2.03)	.125 (3.18)	
A ₁	.040 (1.02)	.060 (1.52)	
A ₂	.115 (2.92)	.190 (4.83)	
φB	.017 (0.43)	.020 (0.51)	
φB ₁		.080 (2.03)	
φB ₂			.050 (1.27) Nominal
D	1.140 (28.96)	1.180 (29.97)	
D ₁			1.00 (25.4) Basic
e			.100 (2.54) Basic
L	.120 (3.05)	.150 (3.81)	
M			11, Note 2
N			68, Note 3

Ref. 90X00181



KEY (BOTTOM SIDE) FOR PIN ONE IDENTIFIER

G8.68.PGA.LU

H8 Package




69 Printed Circuit Board
Pin Grid Array, Cavity Up

- Notes:
1. Pin one identifier shall be within shaded area shown.
 2. Pin diameter excludes solder dip finish.
 3. Dimension M: defines matrix size.
 4. Dimension N: defines the maximum possible number of pins. Orientation pin is at supplier's option.
 5. Controlling dimension: inch.

Dimensions

Inches (Millimeters)			
Sym	Min	Max	Notes
A	.125 (3.17)	.215 (5.46)	
A ₁	.080 (2.03)	.160 (4.06)	
φB	.016 (0.41)	.020 (0.51)	Note 2
φB ₂			.050 (1.27) Nominal, Note 2
D	1.140 (28.96)	1.180 (29.97)	Square
D ₁			1.000 (25.40) Basic
e			.100 (2.54) Basic
L	.110 (2.79)	.145 (3.68)	
L ₁	.170 (4.32)	.190 (4.83)	
M			11, Note 3
N			68, Note 4
Q	.040 (1.02)	.060 (1.52)	

Ref. 90X00181



H8.69.PPGA.LU



R1 Package 68 Lead Plastic J-Leaded Chip Carrier

- Notes:
1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
 2. Datum plane (-H-) located at top of mold parting line and coincident with top of lead, where lead exits plastic body.
 3. Dimension D_1 and E_1 do not include mold protrusion. Allowable protrusion is .010 inch (0.25mm).
 4. Details of pin 1 identifier are optional but must be located within the zone indicated.
 5. Dimension N: number of terminals.
 6. Dimension ND: number of terminals per package edge.
 7. Controlling dimension: inch.

Dimensions

Inches (Millimeters)			
Sym	Min	Max	Notes
A	.165 (4.20)	.200 (5.08)	
A ₁	.090 (2.29)	.130 (3.30)	
b	.013 (0.33)	.021 (0.53)	
b ₁	.026 (0.66)	.032 (0.81)	
D	.985 (25.02)	.995 (25.27)	
D ₁	.950 (24.13)	.958 (24.33)	Note 3
E	.985 (25.02)	.995 (25.27)	
E ₁	.950 (24.13)	.958 (24.33)	Note 3
e			.050 (1.27) Basic 68, Note 5
N			68, Note 5
ND			17, Note 6
Q	.020 (0.51)		

Ref. 90X00181



R1.68.PLCC