

Document No.	
ECN No.	
Date of Issue	February 1990
Status	Preliminary Specification
Application Specific Product	

# 80C528/83C528/87C528

## CMOS single-chip 8-bit microcontroller

### DESCRIPTION

The 8XC528 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XC528 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications in general control systems, especially in those systems which need large ROM and RAM capacity on-chip.


The 8XC528 contains a 32k x 8 ROM (83C528)/EPROM (87C528), a 512 x 8 RAM, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 80C52), a watchdog timer with a separate oscillator, a multi-source, two-priority-level, nested interrupt structure, two serial interfaces (UART and I<sup>2</sup>C-bus), and on-chip oscillator and timing circuits.

In addition, the 8XC528 has two software selectable modes of power reduction – idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

### FEATURES

- 80C51 instruction set
  - 32k x 8 ROM (83C528)
  - 32k x 8 EPROM (87C528)
  - ROMless (80C528)
  - 512 x 8 RAM
  - Memory addressing capability
    - 64k ROM and 64k RAM
  - Three 16-bit counter/timers
  - On-chip watchdog timer
  - Full duplex UART
  - I<sup>2</sup>C serial interface
- Power control modes:
  - Idle mode
  - Power-down mode
  - Warm start from power-down
- CMOS and TTL compatible
- Three speed ranges at V<sub>DD</sub> = 5V ±10%
  - 3.5 to 12MHz
  - 3.5 to 16MHz
  - 0.5 to 12MHz
- Extended temperature ranges
- OTP package available
- ROM/EPROM code protection

### PIN CONFIGURATION




# CMOS single-chip 8-bit microcontroller

# 80C528/83C528/87C528


## PART NUMBER SELECTION

ROMless	ROM	EPROM	TEMPERATURE °C AND PACKAGE	FREQUENCY
		P87C528BBF	0 to +70, ceramic DIP	3.5 to 12MHz
		P87C528EBF	0 to +70, ceramic DIP	3.5 to 16MHz
		P87C528BHF	-40 to +125, ceramic DIP	3.5 to 12MHz
		P87C528EHF	-40 to +125, ceramic DIP	3.5 to 16MHz
P80C528BBP	P83C528BBP	P87C528BBP	0 to +70, plastic DIP	3.5 to 12MHz
P80C528EBP	P83C528EBP	P87C528EBP	0 to +70, plastic DIP	3.5 to 16MHz
P80C528BHP	P83C528BHP	P87C528BHP	-40 to +125, plastic DIP	3.5 to 12MHz
P80C528EHP	P83C528EHP	P87C528EHP	-40 to +125, plastic DIP	3.5 to 16MHz
		P87C528BBK	0 to +70, ceramic LCC	3.5 to 12MHz
		P87C528EBK	0 to +70, ceramic LCC	3.5 to 16MHz
		P87C528BHK	-40 to +125, ceramic LCC	3.5 to 12MHz
		P87C528EHK	-40 to +125, ceramic LCC	3.5 to 16MHz
P80C528BBA	P83C528BBA	P87C528BBA	0 to +70, plastic LCC	3.5 to 12MHz
P80C528EBA	P83C528EBA	P87C528EBA	0 to +70, plastic LCC	3.5 to 16MHz
P80C528BHA	P83C528BHA	P87C528BHA	-40 to +125, plastic LCC	3.5 to 12MHz
P80C528EHA	P83C528EHA	P87C528EHA	-40 to +125, plastic LCC	3.5 to 16MHz

## LCC PIN FUNCTIONS




## LOGIC SYMBOL



# CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528

## BLOCK DIAGRAM



## CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528

## PIN DESCRIPTION

MNEMONIC	PIN NO.		TYPE	NAME AND FUNCTION
	DIP	LCC		
V <sub>SS</sub>	20	22	I	<b>Ground:</b> 0V reference.
V <sub>CC</sub>	40	44	I	<b>Power Supply:</b> This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39-32	43-46	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the P87C528. External pull-ups are required during program verification.
P1.0-P1.7	1-8	2-9	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>L</sub> ). Pins P1.0 and P1.1 also. Port 1 also receives the low-order address byte during program memory verification. Port 1 also serves alternate functions for timer 2:
				T2 (P1.0): Timer/counter 2 external count input.
				T2EX (P1.1): Timer/counter 2 trigger input.
				SCL (P1.6): I <sup>2</sup> C serial clock output.
				SDA (P1.7): I <sup>2</sup> C serial data port.
P2.0-P2.7	21-28	24-31	I/O	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>L</sub> ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
				<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>L</sub> ). Port 3 also serves the special features of the SC80C51 family, as listed below:
P3.0-P3.7	10-17	11, 13-19	I/O	RxD (P3.0): Serial input port
				TxD (P3.1): Serial output port
				INT0 (P3.2): External interrupt
				INT1 (P3.3): External interrupt
				T0 (P3.4): Timer 0 external input
				T1 (P3.5): Timer 1 external input
				WR (P3.6): External data memory write strobe
				RD (P3.7): External data memory read strobe
				RST
ALE/PROG	30	33	I/O	<b>Address Latch Enable/Program Pulse:</b> Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	O	<b>Program Store Enable:</b> The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	I	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 7FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.
XTAL1	19	21	I	<b>Crystal 1:</b> Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	O	<b>Crystal 2:</b> Output from the inverting oscillator amplifier.

## CMOS single-chip 8-bit microcontroller

## 80C528/83C528/87C528

### ROM CODE PROTECTION

By setting a mask programmable security bit, the ROM content in the 83C528 is protected, i.e., it cannot be read out with the help of a test mode or by instructions in the external program memory space. When the security bit is set, a MOVE instruction in external memory will be able to access code in the external memory, but it will not have access to code in the external memory. A MOVE in the external program memory will have access to code in both internal and external memory.

If the security bit has been programmed as a zero, then there are no restrictions for the MOVX instructions. The EA input is latched during RESET and is don't care after RESET. This status prevents the reading of internal program code by switching from external program memory to internal program memory during a MOVX instruction or an instruction that handles immediate data.

### INTERNAL DATA MEMORY

The internal data memory is divided into three physically separated segments: 256 bytes of RAM, 256 bytes of AUX-RAM, and a 128 bytes special function area. These can be addressed each in a different way.

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- RAM 128 to 255 can only be addressed indirectly as in the 80C51. Address pointers are R0 and R1 of the selected register bank.
- AUX-RAM 0 to 255 is indirectly addressed in the same way as external data memory with the MOVX instructions. Address pointers are R0, R1 of the selected register bank and DPTR. An access to AUX-RAM 0 to 255 will not affect ports P0, P2, P3.6 and P3.7.

An access to external data memory locations higher than 255 will be performed with the MOVX DPTR instructions in the same way as in the 8052 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that these external data memory cannot be accessed with R0 and R1 as address pointer.

### TIMER 2

Timer 2 is functionally equal to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter. These 16 bits are formed by two special function registers TL2 and TH2. Another pair of

special function register RCAP2L and RCAP2H form a 16-bit capture register or a 16-bit reload register. Like Timer 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2N in the special function register T2CON. It has three operating modes: capture, autoloader, and baud rate generator mode which are selected by bits in T2CON.

### WATCHDOG TIMER T3

The watchdog timer consists of an 11-bit and an 8-bit timer formed by special function register T3. The prescaler is incremented by an on-chip oscillator with a fixed frequency of 1MHz. The maximum tolerance on this frequency is -50% and +100%. The 8-bit timer increments every 2048 cycles of the on-chip oscillator. When a timer overflow occurs, the microcontroller is reset and a reset output pulse of 16 x 2048 cycles of the on-chip oscillator is generated at pin RST. The internal RESET signal is not inhibited when the external RST pin is kept low by, for example, an external reset circuit. The RESET signal drives all port outputs into the high state, independent if the XTAL-clock is running or not.

The watchdog timer is controlled by one special function register WDCON with the direct address location A5H. WDCON can be read and written by software. A value of A5H in WDCON halts the on-chip oscillator and clears both the prescaler and timer T3. After the RESET signal, WDCON contains A5H. Every value other than A5H in WDCON enables the watchdog timer. When the watchdog timer is enabled, it runs independently of the XTAL-clock.

To prevent an overflow of the watchdog timer, the user program has to reload the watchdog timer within periods that are shorter than the programmed watchdog timer interval. This time interval is determined by an 8-bit value that has to be loaded in register T3 while at the same time the prescaler is cleared by hardware.

$$\text{Watchdog timer interval} = \frac{[256 - (T3)] \times 2048}{\text{on-chip oscillator frequency}}$$

### BIT-LEVEL I<sup>2</sup>C INTERFACE

This bit-level serial I/O interface supports the I<sup>2</sup>C-bus. P1.6/SCL and P1.7/SDA are the serial I/O pins, shared with P1.6 and P1.7.

These two pins meet the I<sup>2</sup>C specification concerning the input levels and output drive capability. Consequently these outputs have an open drain output configuration. All the four modes of the I<sup>2</sup>C-bus are supported:

- master/transmitter
- master/receiver
- slave/transmitter
- slave/receiver

In all modes, a bit rate of 100Kbit/sec can be achieved @ f<sub>OSC</sub> > 12MHz.

The hardware performs the following functions:

- Generates an interrupt on the reception of a START condition.
- Recognizes a STOP condition and indicates bus-busy or bus-free status.
- Latches a received serial bit.
- Generates a single serial clock pulse to the SCL line.
- Serial clock synchronization (low level stretching of SCL).
- Arbitration loss detection on bit-level.

Three special function registers control the bit-level I<sup>2</sup>C interface, S1SINT, S1BIT and S1SCS.

### OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 1.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on V<sub>CC</sub> and RST must come up at the same time for a proper start-up.

**CMOS single-chip 8-bit microcontroller****80C528/83C528/87C528****IDLE MODE**

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

**POWER-DOWN MODE**

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by a

RESET in the same way as in the 80C51 or in addition by one of two external interrupts, INT0 or INT1. A termination with an external interrupt does not affect the internal data memory and does not affect the special function registers. This makes it possible to exit power-down without changing the port output levels. To terminate the power-down mode with an external interrupt INT0 or INT1 must be switched to level-sensitive and must be enabled. The external interrupt input signal INT0 and INT1 must be kept low until the oscillator has restarted and stabilized. An instruction following the instruction that puts the device in the power-down mode will be executed. A reset generated by the watchdog timer terminates the power-down mode in the same way as an external RESET, and only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. the control

bits for the reduced power modes are in the special function register PCON.

**DESIGN CONSIDERATIONS**

At power-on, the voltage on V<sub>CC</sub> and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory.

Table 1 shows the state of I/O ports during low current operating modes.

**Table 1. External Pin Status During Idle and Power-Down Modes**

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

**Electrical Deviations from Commercial Specifications for Extended Temperature Range (87C528)**

DC and AC parameters not included here are the same as in the commercial temperature range table.

**DC ELECTRICAL CHARACTERISTICS**

T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = 5V ±10%, V<sub>SS</sub> = 0V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
V <sub>IL</sub>	Input low voltage, except E <sub>A</sub>		-0.5	0.2V <sub>CC</sub> -0.15	V
V <sub>IL1</sub>	Input low voltage to E <sub>A</sub>		0	0.2V <sub>CC</sub> -0.35	V
V <sub>IH</sub>	Input high voltage, except XTAL1, RST		0.2V <sub>CC</sub> +1	V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage to XTAL1, RST		0.7V <sub>CC</sub> +0.1	V <sub>CC</sub> +0.5	V
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3	V <sub>IN</sub> = 0.45V		-75	μA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3	V <sub>IN</sub> = 2.0V		-750	μA
I <sub>CC</sub>	Power supply current: Active mode Idle mode Power down mode	V <sub>CC</sub> = 4.5-5.5V, Frequency range = 3.5 to 12MHz		35 6 50	mA mA μA

## CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528

ABSOLUTE MAXIMUM RATINGS<sup>1, 2, 3</sup>

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	-0.5 to V <sub>DD</sub> +6.5	V
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	W

## NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

## DC ELECTRICAL CHARACTERISTICS

T<sub>A</sub> = 0°C to +70°C or -40°C to +125°C, V<sub>CC</sub> = 5V ±10%, V<sub>SS</sub> = 0V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typical <sup>1</sup>	Max	
V <sub>IL</sub>	Input low voltage, except EA <sup>7</sup>		-0.5		0.2V <sub>CC</sub> -0.1	V
V <sub>IL1</sub>	Input low voltage to EA <sup>7</sup>		0		0.2V <sub>CC</sub> -0.3	V
V <sub>IH</sub>	Input high voltage, except XTAL1, RST <sup>7</sup>		0.2V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	V
V <sub>IH1</sub>	Input high voltage, XTAL1, RST <sup>7</sup>		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3	I <sub>OL</sub> = 1.6mA <sup>2</sup>			0.45	V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN	I <sub>OL</sub> = 3.2mA <sup>2</sup>			0.45	V
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3, ALE, PSEN <sup>3</sup>	I <sub>OH</sub> = -60µA	2.4			V
		I <sub>OH</sub> = -25µA	0.75V <sub>CC</sub>			V
		I <sub>OH</sub> = -10µA	0.9V <sub>CC</sub>			V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode)	I <sub>OH</sub> = -800µA	2.4			V
		I <sub>OH</sub> = -300µA	0.75V <sub>CC</sub>			V
		I <sub>OH</sub> = -80µA	0.9V <sub>CC</sub>			V
I <sub>IL</sub>	Logical 0 input current, ports 1, 2, 3 <sup>7</sup>	V <sub>IN</sub> = 0.45V			-50	µA
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3 <sup>7</sup>	See note 4			-650	µA
I <sub>LI</sub>	Input leakage current, port 0	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>			±10	µA
I <sub>CC</sub>	Power supply current: <sup>7</sup> Active mode @ 12MHz <sup>5</sup> Idle mode @ 12MHz Power down mode	See note 6				
				11.5	25	mA
				1.3	4	mA
			3	50	µA	
R <sub>RST</sub>	Internal reset pull-down resistor		50		300	kohm
C <sub>ID</sub>	Pin capacitance				10	pF

## NOTES:

- Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. Under steady state (non-transient) conditions, I<sub>OL</sub> must be externally limited as follows: 10mA per port pin, port 0 total (all bits) 26mA, ports 1, 2, and total each (all bits) 15mA.
- Capacitive loading on ports 0 and 2 may cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall below the 0.9V<sub>CC</sub> specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.
- I<sub>CC</sub>MAX at other frequencies is given by: Active mode: I<sub>CC</sub>MAX = 0.94 X FREQ + 13.71; Idle mode: I<sub>CC</sub>MAX = 0.14 X FREQ + 2.31, where FREQ is the external oscillator frequency in MHz. I<sub>CC</sub>MAX is given in mA. See Figure 8.
- See Figures 9 through 12 for I<sub>CC</sub> test conditions.
- These values apply only to T<sub>A</sub> = 0°C to +70°C. For T<sub>A</sub> = -40°C to +85°C, see table on previous page.

## CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528

## AC ELECTRICAL CHARACTERISTICS

 $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  or  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V^{1,2}$ 

SYMBOL	FIGURE	PARAMETER	12MHz CLOCK		VARIABLE CLOCK		UNIT
			Min	Max	Min	Max	
$1/t_{CLCL}$	1	Oscillator frequency: <b>Speed Versions</b> 8XC528 -1, 2 8XC528 -4, 5			3.5 3.5	12 16	MHz MHz
$t_{LHLL}$	1	ALE pulse width	127		$2t_{CLCL}-40$		ns
$t_{AVLL}$	1	Address valid to ALE low	28		$t_{CLCL}-55$		ns
$t_{LAX}$	1	Address hold after ALE low	48		$t_{CLCL}-35$		ns
$t_{LLIV}$	1	ALE low to valid instruction in		234		$4t_{CLCL}-100$	ns
$t_{LLPL}$	1	ALE low to PSEN low	43		$t_{CLCL}-40$		ns
$t_{PLPH}$	1	PSEN pulse width	205		$3t_{CLCL}-45$		ns
$t_{PLIV}$	1	PSEN low to valid instruction in		145		$3t_{CLCL}-105$	ns
$t_{PXIX}$	1	Input instruction hold after PSEN	0		0		ns
$t_{PXIZ}$	1	Input instruction float after PSEN		59		$t_{CLCL}-25$	ns
$t_{AVIV}$	1	Address to valid instruction in		312		$5t_{CLCL}-105$	ns
$t_{PLAZ}$	1	PSEN low to address float		10		10	ns
<b>Data Memory</b>							
$t_{RLRH}$	2, 3	RD pulse width	400		$6t_{CLCL}-100$		ns
$t_{WLWH}$	2, 3	WR pulse width	400		$6t_{CLCL}-100$		ns
$t_{RLDV}$	2, 3	RD low to valid data in		252		$5t_{CLCL}-165$	ns
$t_{RHDX}$	2, 3	Data hold after RD	0		0		ns
$t_{RHDX}$	2, 3	Data float after RD		97		$2t_{CLCL}-70$	ns
$t_{LLDV}$	2, 3	ALE low to valid data in		517		$8t_{CLCL}-150$	ns
$t_{AVDV}$	2, 3	Address to valid data in		585		$9t_{CLCL}-165$	ns
$t_{LLWL}$	2, 3	ALE low to RD or WR low	200	300	$3t_{CLCL}-50$	$3t_{CLCL}+50$	ns
$t_{AVWL}$	2, 3	Address valid to WR low or RD low	203		$4t_{CLCL}-130$		ns
$t_{QVWX}$	2, 3	Data valid to WR transition	23		$t_{CLCL}-60$		ns
$t_{WHQX}$	2, 3	Data hold after WR	33		$t_{CLCL}-50$		ns
$t_{RLAZ}$	2, 3	RD low to address float		0		0	ns
$t_{WHLH}$	2, 3	RD or WR high to ALE high	43	123	$t_{CLCL}-40$	$t_{CLCL}+40$	ns
<b>External Clock</b>							
$t_{CHCX}$	5	High time	20		20		ns
$t_{CLCX}$	5	Low time	20		20		ns
$t_{CLCH}$	5	Rise time		20		20	ns
$t_{CHCL}$	5	Fall time		20		20	ns
<b>Shift Register</b>							
$t_{XLXL}$	4	Serial port clock cycle time	1.0		$12t_{CLCL}$		$\mu\text{s}$
$t_{QVXH}$	4	Output data setup to clock rising edge	700		$10t_{CLCL}-133$		ns
$t_{XHQX}$	4	Output data hold after clock rising edge	50		$2t_{CLCL}-117$		ns
$t_{XHDX}$	4	Input data hold after clock rising edge	0		0		ns
$t_{XHDV}$	4	Clock rising edge to input data valid		700		$10t_{CLCL}-133$	ns



## NOTES:

- Parameters are valid over operating temperature range unless otherwise specified.
- Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.



CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528



CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528




Figure 5. External Clock Drive




Figure 6. AC Testing Input/Output









Figure 7. Float Waveform



# CMOS single-chip 8-bit microcontroller

# 80C528/83C528/87C528



## CMOS single-chip 8-bit microcontroller

## 80C528/83C528/87C528

**EPROM CHARACTERISTICS**

The 87C528 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for  $V_{PP}$  (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C528 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C528 manufactured by Philips.

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

**Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C528 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 2 are held at the 'Program Code Data' levels indicated in Table 2. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the  $EA/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot.

**Program Verification**

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 2. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

**Reading the Signature Bytes**

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by

Philips

(031H) = 97H indicates 87C528

**Program/Verify Algorithms**

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

**Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. **For this and secondary effects, it is recommended that an opaque label be placed over the window.** For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm<sup>2</sup> rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

**Table 2. EPROM Programming Modes**

MODE	RST	PSEN	ALE/PROG	$EA/V_{PP}$	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	$V_{PP}$	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	$V_{PP}$	1	0	1	0
Pgm lock bit 1	1	0	0*	$V_{PP}$	1	1	1	1
Pgm lock bit 2	1	0	0*	$V_{PP}$	1	1	0	0

**NOTES:**




- '0' = Valid low for that pin, '1' = valid high for that pin.
- $V_{PP} = 12.75V \pm 0.25V$ .
- $V_{CC} = 5V \pm 10\%$  during programming and verification.

\*ALE/PROG receives 25 programming pulses while  $V_{PP}$  is held at 12.75V. Each programming pulse is low for 100 $\mu$ s ( $\pm 10\mu$ s) and high for a minimum of 10 $\mu$ s.

™Trademark phrase of Intel Corporation

CMOS single-chip 8-bit microcontroller

80C528/83C528/87C528



# CMOS single-chip 8-bit microcontroller

# 80C528/83C528/87C528

## EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

T<sub>A</sub> = 21°C to +27°C, V<sub>CC</sub> = 5V±10%, V<sub>SS</sub> = 0V (See Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
I <sub>PP</sub>	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHS</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
t <sub>AVQV</sub>	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELOZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μs




Figure 16. EPROM Programming and Verification