

# TC74AC109P/F/FN

## DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

The TC74AC109 is an advanced high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology.


It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

In accordance with the logic level on the J and K inputs this device changes state on the positive transition of the clock pulse. CLEAR and PRESET are independent of the clock and accomplished by a low logic level on the corresponding input.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### FEATURES:

- High Speed .....  $f_{MAX}=200\text{MHz}(\text{typ.})$  at  $V_{CC}=5\text{V}$
- Low Power Dissipation .....  $I_{CC}=4\mu\text{A}(\text{Max.})$  at  $T_a=25^\circ\text{C}$
- High Noise Immunity .....  $V_{NHI}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Symmetrical Output Impedance ...  $|I_{OH}|=I_{OL}=24\text{mA}(\text{Min.})$   
Capability of driving 50Ω transmission lines.
- Balanced Propagation Delays .....  $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ...  $V_{CC}(\text{opr.})=2\text{V}\sim 5.5\text{V}$
- Pin and Function Compatible with 74F109



### PIN ASSIGNMENT




### TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
CLR	PR	J	K	CK	Q	Q-bar	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	H	↻	Q <sub>n</sub>	Q <sub>n</sub>	NO CHANGE
H	H	L	L	↻	L	H	
H	H	H	H	↻	H	L	
H	H	H	L	↻	Q <sub>n</sub>	Q <sub>n</sub>	TOGGLE
H	H	X	X	↻	Q <sub>n</sub>	Q <sub>n</sub>	NO CHANGE

X : Don't care

### IEC LOGIC SYMBOL



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 6.0	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±50	mA
DC Output Current	$I_{OUT}$	±50	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	±100	mA
Power Dissipation	$P_D$	500(DIP)*/180(SOP)	mW
Storage Temperature	$T_{stg}$	-65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ . From  $T_a = 65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	$V_{CC}$	2.0~5.5	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40 ~ 85	°C
Input Rise and Fall Time	dt/dv	0~100( $V_{CC} = 3.3 \pm 0.3\text{V}$ )	ns/v
		0~ 20( $V_{CC} = 5 \pm 0.5\text{V}$ )	


**DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	$V_{IH}$		2.0	1.50	-	-	1.50	-	V	
			3.0	2.10	-	-	2.10	-		
			5.5	3.85	-	-	3.85	-		
Low-Level Input Voltage	$V_{IL}$		2.0	-	-	0.50	-	0.50	V	
			3.0	-	-	0.90	-	0.90		
			5.5	-	-	1.65	-	1.65		
High-Level Output Voltage	$V_{OH}$	$V_{IN} =$	$I_{OH} = -50\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				3.0	2.9	3.0	-	2.9	-	
		$V_{IH}$ or $V_{IL}$	$I_{OH} = -4\text{mA}$	3.0	2.58	-	-	2.48	-	
				4.5	3.94	-	-	3.80	-	
Low-Level Output Voltage	$V_{OL}$	$V_{IN} =$	$I_{OL} = 50\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				3.0	-	0.0	0.1	-	0.1	
		$V_{IH}$ or $V_{IL}$	$I_{OL} = 12\text{mA}$	4.5	-	-	0.36	-	0.44	
5.5	-			-	0.36	-	0.44			
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA	

\* This spec indicates the capability of driving 50Ω transmission lines. One output should be tested at a time for a 10ms maximum duration.

# TC74AC109P/F/FN

## SYSTEM DIAGRAM



## TIMING REQUIREMENTS (Input $t_r=t_f=3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$		$T_a=-40\sim 85^\circ\text{C}$		UNIT
			$V_{CC}$	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{w(L)}$		$3.3\pm 0.3$	-	8.0	8.0	ns
	$t_{w(H)}$		$5.0\pm 0.5$	-	5.0	5.0	
Minimum Pulse Width (CLR, PR)	$t_{w(L)}$		$3.3\pm 0.3$	-	7.0	7.0	
			$5.0\pm 0.5$	-	5.0	5.0	
Minimum Set-Pulse Time	$t_s$		$3.3\pm 0.3$	-	9.0	9.0	
			$5.0\pm 0.5$	-	5.0	5.0	
Minimum Hold Time	$t_h$		$3.3\pm 0.3$	-	0.0	0.0	
			$5.0\pm 0.5$	-	0.0	0.0	
Minimum Removal Time (CLR, PR)	$t_{rem}$		$3.3\pm 0.3$	-	3.0	3.0	
			$5.0\pm 0.5$	-	2.0	2.0	

**AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub>=50pF, R<sub>L</sub>=500Ω, Input t<sub>r</sub>=t<sub>f</sub>=3ns)**

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub>	T <sub>a</sub> =25°C			T <sub>a</sub> =-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (CK-Q, Q)	t <sub>pLH</sub>		3.3±0.3	-	8.2	13.9	1.0	16.0	ns
	t <sub>pHL</sub>		5.0±0.5	-	6.1	8.7	1.0	10.0	
Propagation Delay Time (CLR, PR-Q, Q)	t <sub>pLH</sub>		3.3±0.3	-	8.5	14.4	1.0	16.6	ns
	t <sub>pHL</sub>		5.0±0.5	-	6.4	9.1	1.0	10.5	
Maximum Clock Frequency	f <sub>MAX</sub>		3.3±0.3	55	120	-	55	-	MHz
			5.0±0.5	100	160	-	100	-	
Input Capacitance	C <sub>IN</sub>			-	5	10	-	10	pF
Power Dissipation Capacitance	C <sub>PD(1)</sub>			-	82	-	-	-	

Note(1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 (\text{per F/F})$$